

The University of Manchester

Exploiting the SAT Revolution for Automated Software Verification and Synthesis



Lucas Cordeiro Department of Computer Science <u>lucas.cordeiro@manchester.ac.uk</u>

Before Joining Manchester



BSc/MSc in Electrical/ Computer Engineering



MSc in Embedded Systems

6



Al for Code

Research Engineer



Set-top Box Software Engineer

PhD in Computer Science

Southampton

Postdoctoral Researcher

Research Group on Systems and Software Verification



Collaborators



Research Objectives

leverage program analysis/synthesis to improve coverage and reduce verification time for finding vulnerabilities in software

leverage program analysis/synthesis to achieve correct-by-construction software systems considering safety and security

Outline



Approaches to formally build verified trustworthy software systems to ensure confidentiality, integrity and availability

70 percent of all security bugs are memory safety issues



"The majority of vulnerabilities are caused by developers inadvertently inserting memory corruption bugs into their C and C++ code. As Microsoft increases its code base and uses more Open Source Software in its code, this problem isn't getting better, it's getting worse (2019)."



https://www.zdnet.com/article/microsoft-70-percent-of-allsecurity-bugs-are-memory-safety-issues/

Security Vulnerabilities

```
int getPassword() {
    char buf[4];
    gets(buf);
    return strcmp(buf, "SMT");
}
```

```
void main(){
  int x=getPassword();
  if(x){
    printf("Access Denied\n");
    exit(0);
    }
    printf("Access Granted\n");
}
```

- What happens if the user enters "SMT"?
- On a Linux x64 platform running GCC 4.8.2, an input consisting of 24 arbitrary characters followed by], <ctrl-f>, and @, will bypass the "Access Denied" message
- A longer input will run over into other parts of the **computer memory**

Exciting research projects concerning software security and automated reasoning:



Boolean Satisfiability (SAT)

• The SAT problem asks whether a given Boolean formula is satisfiable

SAT = $\{\langle \Phi \rangle : \Phi \text{ is a satisfiable Boolean formula}\}$

• Example:

o $\Phi = ((x_1 \rightarrow x_2) \lor \neg ((\neg x_1 \leftrightarrow x_3) \lor x_4)) \land \neg x_2$ o Assignment: $\langle x_1 = 0, x_2 = 0, x_3 = 1, x_4 = 1 \rangle$ o $\Phi = ((0 \rightarrow 0) \lor \neg ((\neg 0 \leftrightarrow 1) \lor 1)) \land \neg 0$ o $\Phi = (1 \lor \neg (1 \lor 1)) \land 1$ o $\Phi = (1 \lor 0) \land 1$

unit propagation, conflict clauses and non-chronological backtracking

DPLL satisfiability solving

Given a Boolean formula φ in *clausal form* **(an AND of ORs)** {{a, b}, {¬a, b}, {¬a,¬b}}

determine whether a *satisfying assignment* of variables to truth values exists.

Solvers based on Davis-Putnam-Logemann-Loveland algorithm:

- 1. If $\varphi = \emptyset$ then SAT{{a, b}, {¬a, b}, {a, ¬b}}2. if $\Box \in \varphi$ then UNSAT $a \mapsto false$ 3. If $\varphi = \varphi' \cup {x}$ then DPLL($\varphi'[x \mapsto true]$) $a \mapsto false$ If $\varphi = \varphi' \cup {\neg x}$ then DPLL($\varphi'[x \mapsto false]$){{b}, {¬b}}4. Pick arbitrary x and return $b \mapsto false$ $b \mapsto true$ DPLL($\varphi[x \mapsto false]$) \lor DPLL($\varphi[x \mapsto true]$){□}
- + NP-complete but many heuristics and optimizations
 - \Rightarrow can handle problems with 1,000,000's of variables

SAT solving as enabling technology



SAT Competition



number of solved instances

SMT decides the **satisfiability** of first-order logic formulae using the combination of different **background theories**

Theory	Example			
Equality	$\mathbf{x}_1 = \mathbf{x}_2 \land \neg (\mathbf{x}_1 = \mathbf{x}_3) \Rightarrow \neg (\mathbf{x}_1 = \mathbf{x}_3)$			
Bit-vectors	(b >> i) & 1 = 1			
Linear arithmetic	$(4y_1 + 3y_2 \ge 4) \lor (y_2 - 3y_3 \le 3)$			
Arrays	$(j = k \land a[k]=2) \Rightarrow a[j]=2$			
Combined theories	$(j \le k \land a[j]=2) \Rightarrow a[i] < 3$			

SMT decides the **satisfiability** of first-order logic formulae using the combination of different **background theories**

Theory	Example
Equality	$\mathbf{x}_1 = \mathbf{x}_2 \land \neg (\mathbf{x}_1 = \mathbf{x}_3) \Rightarrow \neg (\mathbf{x}_1 = \mathbf{x}_3)$
Bit-vectors	(b >> i) & 1 = 1
Linear arithmetic	$(4y_1 + 3y_2 \ge 4) \lor (y_2 - 3y_3 \le 3)$
Arrays	$(j = k \land a[k]=2) \Rightarrow a[j]=2$
Combined theories	$(j \le k \land a[j]=2) \Rightarrow a[i] < 3$

 $(a > 0) \land (b > 0) \Rightarrow (a + b > 0)$

SMT decides the **satisfiability** of first-order logic formulae using the combination of different **background theories**

Theory	Example
Equality	$\mathbf{x}_1 = \mathbf{x}_2 \land \neg (\mathbf{x}_1 = \mathbf{x}_3) \Rightarrow \neg (\mathbf{x}_1 = \mathbf{x}_3)$
Bit-vectors	(b >> i) & 1 = 1
Linear arithmetic	$(4y_1 + 3y_2 \ge 4) \lor (y_2 - 3y_3 \le 3)$
Arrays	$(j = k \land a[k]=2) \Rightarrow a[j]=2$
Combined theories	$(j \le k \land a[j]=2) \Rightarrow a[i] < 3$

SMT decides the **satisfiability** of first-order logic formulae using the combination of different **background theories**

Theory	Example
Equality	$\mathbf{x}_1 = \mathbf{x}_2 \land \neg (\mathbf{x}_1 = \mathbf{x}_3) \Rightarrow \neg (\mathbf{x}_1 = \mathbf{x}_3)$
Bit-vectors	(b >> i) & 1 = 1
Linear arithmetic	$(4y_1 + 3y_2 \ge 4) \lor (y_2 - 3y_3 \le 3)$
Arrays	$(j = k \land a[k]=2) \Rightarrow a[j]=2$
Combined theories	$(j \le k \land a[j]=2) \Rightarrow a[i] < 3$

 $i = j \Rightarrow$ select(store (a, i, v), j) = v

 $i \neq j \Rightarrow$ select(store (a, i, v), j) = select(a, j)

SMT decides the **satisfiability** of first-order logic formulae using the combination of different **background theories**

Theory	Example
Equality	$\mathbf{x}_1 = \mathbf{x}_2 \land \neg (\mathbf{x}_1 = \mathbf{x}_3) \Rightarrow \neg (\mathbf{x}_1 = \mathbf{x}_3)$
Bit-vectors	(b >> i) & 1 = 1
Linear arithmetic	$(4y_1 + 3y_2 \ge 4) \lor (y_2 - 3y_3 \le 3)$
Arrays	$(j = k \land a[k]=2) \Rightarrow a[j]=2$
Combined theories	(j ≤ k ∧ a[j]=2) ⇒ a[j] < 3

SMT-based Verification

- Given
 - a decidable ∑-theory T
 - a quantifier-free formula φ

 ϕ is T-satisfiable iff $T \cup \{\phi\}$ is satisfiable, i.e., there exists a structure that satisfies both formula and sentences of T

- Given
 - a set $\Gamma \cup \{\phi\}$ of first-order formulae over T

 φ is a T-consequence of Γ ($\Gamma \models_T \varphi$) iff every model of $T \cup \Gamma$ is also a model of φ

Checking Γ ⊧_T φ can be reduced in the usual way to checking the T-satisfiability of Γ ∪ {¬φ}

Bounded Model Checking (BMC)

Basic idea: check negation of given property up to given depth



- Transition system *M* unrolled *k* times
 - for programs: loops, recursion, ...
- Translated into verification condition $\boldsymbol{\psi}$ such that

 ψ satisfiable iff ϕ has counterexample of max. depth $\textbf{\textit{k}}$

BMC has been applied successfully to verify HW and SW

- program modelled as transition system
 - state: pc and program variables
 - derived from control-flow graph

```
int getPassword() {
    char buf[2];
    gets(buf);
    return strcmp(buf, "ML");
  }
void main(){
    int x=getPassword();
    if(x){
      printf("Access Denied\n");
      exit(0);
    }
    printf("Access Granted\n");
}
```



- program modelled as transition system
 - state: pc and program variables
 - derived from control-flow graph
 - added safety properties as extra nodes

```
int getPassword() {
    char buf[2];
    gets(buf);
    return strcmp(buf, "ML");
  }

void main(){
    int x=getPassword();
    if(x){
      printf("Access Denied\n");
      exit(0);
    }
    printf("Access Granted\n");
}
```



- program modelled as transition system
 - state: pc and program variables
 - derived from control-flow graph
 - added safety properties as extra nodes
- program unfolded up to given bounds

```
int getPassword() {
    char buf[2];
    gets(buf);
    return strcmp(buf, "ML");
  }
  void main(){
    int x=getPassword();
    if(x){
      printf("Access Denied\n");
      exit(0);
    }
    printf("Access Granted\n");
}
```



- program modelled as transition system
 - state: pc and program variables
 - derived from control-flow graph
 - added safety properties as extra nodes
- program unfolded up to given bounds
- unfolded program optimized to reduce blow-up
 - constant propagation
 - forward substitutions | crucial
 - unreachable code

```
int getPassword() {
    char buf[2];
    gets(buf);
    return strcmp(buf, "ML");
  }
void main(){
    int x=getPassword();
    if(x){
      printf("Access Denied\n");
      exit(0);
    }
    printf("Access Granted\n");
}
```



- program modelled as transition system
 - state: pc and program variables
 - derived from control-flow graph
 - added safety properties as extra nodes
- program unfolded up to given bounds
- unfolded program optimized to reduce blow-up
 - constant propagation `

 - unreachable code
- front-end converts unrolled and optimized program into SSA

```
int getPassword() {
    char buf[2];
    gets(buf);
    return strcmp(buf, "ML");
  }
void main(){
    int x=getPassword();
    if(x){
      printf("Access Denied\n");
      exit(0);
    }
    printf("Access Granted\n");
}
```

```
g_{1} = x_{1} == 0

a_{1} = a_{0} \text{ WITH } [i_{0}:=0]

a_{2} = a_{0}

a_{3} = a_{2} \text{ WITH } [2+i_{0}:=1]

a_{4} = g_{1} ? a_{1} : a_{3}

t_{1} = a_{4} [1+i_{0}] == 1
```

- program modelled as transition system
 - state: pc and program variables
 - derived from control-flow graph
 - added safety properties as extra nodes
- program unfolded up to given bounds
- unfolded program optimized to reduce blow-up
 - constant propagation [¬]

 - unreachable code
- front-end converts unrolled and optimized program into SSA
- extraction of constraints C and properties P

```
int getPassword() {
    char buf[2];
    gets(buf);
    return strcmp(buf, "ML");
}
void main(){
    int x=getPassword();
    if(x){
        printf("Access Denied\n");
        exit(0);
    }
    printf("Access Granted\n");
}
```

 $g_1 := (x_1 = 0)$

 $i_0 \geq 0 \wedge i_0 < 2$

 $C \coloneqq | \wedge a_2 \coloneqq a_0$

P :=

 $\wedge a_1 \coloneqq store(a_0, i_0, 0)$

 $\wedge a_3 \coloneqq store(a_2, 2+i_0, 1)$

 $\wedge a_4 := ite(g_1, a_1, a_3)$

 $\wedge 2 + i_0 \ge 0 \wedge 2 + i_0 < 2$

 $\wedge 1 + i_0 \ge 0 \wedge 1 + i_0 < 2$ $\wedge select(a_4, i_0 + 1) = 1$

- program modelled as transition system
 - state: pc and program variables
 - derived from control-flow graph
 - added safety properties as extra nodes
- program unfolded up to given bounds
- unfolded program optimized to reduce blow-up
 - constant propagation [¬]

 - unreachable code
- front-end converts unrolled and optimized program into SSA
- extraction of *constraints* C and *properties* P
 - specific to selected SMT solver, uses theories

```
int getPassword() {
    char buf[2];
    gets(buf);
    return strcmp(buf, "ML");
}
void main(){
    int x=getPassword();
    if(x){
        printf("Access Denied\n");
        exit(0);
    }
    printf("Access Granted\n");
}
```

```
C := \begin{bmatrix} g_1 := (x_1 = 0) \\ \land a_1 := store(a_0, i_0, 0) \\ \land a_2 := a_0 \\ \land a_3 := store(a_2, 2 + i_0, 1) \\ \land a_4 := ite(g_1, a_1, a_3) \end{bmatrix}
```

```
P := \begin{bmatrix} i_0 \ge 0 \land i_0 < 2 \\ \land 2 + i_0 \ge 0 \land 2 + i_0 < 2 \\ \land 1 + i_0 \ge 0 \land 1 + i_0 < 2 \\ \land select(a_4, i_0 + 1) = 1 \end{bmatrix}
```

- program modelled as transition system
 - state: pc and program variables
 - derived from control-flow graph
 - added safety properties as extra nodes
- program unfolded up to given bounds
- unfolded program optimized to reduce blow-up
 - constant propagation [¬]
 - forward substitutions \downarrow crucial
 - unreachable code
- front-end converts unrolled and optimized program into SSA
- extraction of constraints C and properties P
 specific to selected SMT solver, uses theories
- satisfiability check of $C \land \neg P$

```
int getPassword() {
    char buf[2];
    gets(buf);
    return strcmp(buf, "ML");
  }
void main(){
    int x=getPassword();
    if(x){
      printf("Access Denied\n");
      exit(0);
    }
    printf("Access Granted\n");
}
```

```
C := \begin{bmatrix} g_1 := (x_1 = 0) \\ \land a_1 := store(a_0, i_0, 0) \\ \land a_2 := a_0 \\ \land a_3 := store(a_2, 2 + i_0, 1) \\ \land a_4 := ite(g_1, a_1, a_3) \end{bmatrix}
```

 $i_0 \geq 0 \wedge i_0 < 2$ $\wedge 2 + i_0 \ge 0 \land 2 + i_0 < 2$ P := $\wedge 1 + i_0 \geq 0 \wedge 1 + i_0 < 2$ \wedge select $(a_4, i_0 + 1) = 1$

Difficulties in proving the correctness of programs with loops in BMC

- BMC techniques can falsify properties up to a given depth k
 - prove correctness if an upper bound of k is known (unwinding assertion)

» BMC tools typically fail to verify programs that contain bounded and unbounded loops



Induction-Based Verification for Software

k-induction checks loop-free programs...

- base case (base_k): find a counter-example with up to k loop unwindings (plain BMC)
- forward condition (*fwd_k*): check that *P* holds in all states reachable within *k* unwindings
- inductive step (step_k): check that whenever P holds for k unwindings, it also holds after next unwinding
 - havoc state
 - run k iterations
 - assume invariant
 - run final iteration
- ⇒ iterative deepening if inconclusive

Induction-Based Verification for Software

k=1while *k*<=*max* iterations **do** if base_{P, \u03c6, k} then **return** *trace s*[0..*k*] else k=k+1if *fwd*_{P, \u03c6, k} then return true else if *step*_{P', o,k} then return true end if end return unknown

unsigned int x=*; while(x>0) x--; assume(x<=0); assert(x==0);

unsigned int x=*; while(x>0) x--; assert(x<=0); assert(x==0);

unsigned int x=*; assume(x>0); while(x>0) x--; assume(x<=0); assert(x==0);

Automatic Invariant Generation

 infer invariants using intervals, octagons, and convex polyhedral constraints for the inductive step

 $-e.g., a \le x \le b; x \le a, x-y \le b; and ax + by \le c$



- use existing libraries to discover linear/polynomial relations among integer/real variables to infer loop invariants
 - compute pre- and post-conditions

Verifying Multi-threaded Programs

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

- **symbolic** model checking: on each individual interleaving
- explicit state model checking: explore all interleavings

```
void *threadA(void *arg) {
                                  void *threadB(void *arg) {
 lock(&mutex);
                                    lock(&mutex);
                                    V \pm +;
 x++;
                                     4 = 1 lock(&lock); (CS2)
 if (x == 1) lock(&lock):
                           Deadlock dock(&mutex);
 unlock(&mutex); (CS1)
 lock(&mutex);
                                     CK(&mutex);
                  (CS3)
 X--;
 if (x == 0) unlock(&lock);
                                    if (y == 0) unlock(&lock);
 unlock(&mutex);
                                    unlock(&mutex);
                                   }
}
```





CS1

CS2









- \longrightarrow execution paths
- ---> blocked execution paths (*eliminated*)



- execution paths
- ----> blocked execution paths (*eliminated*)



- → execution paths
- ---> blocked execution paths (*eliminated*)

Lazy exploration of interleavings

• Main steps of the algorithm:

1. Initialize the stack with the initial node ν_0 and the initial path π_0 = $\langle \upsilon_0 \rangle$

2. If the stack is empty, terminate with "no error".

3. Pop the current node υ and current path π off the stack and compute the set υ' of successors of υ using rules R1-R8.

4. If υ' is empty, derive the VC φ_k^{π} for π and call the SMT solver on it. If φ_k^{π} is satisfiable, terminate with "error"; otherwise, goto step 2.

5. If υ' is not empty, then for each node $\upsilon \in \upsilon'$, add ν to π , and push node and extended path on the stack. goto step 3.

computation path

$$\pi = \{ \upsilon_1, \dots, \upsilon_n \}$$

$$\varphi_k^{\pi} = I(s_0) \wedge R(s_0, s_1) \wedge \dots \wedge R(s_{k-1}, s_k) \wedge \neg \phi_k$$

$$\longrightarrow \text{ bound}$$

BMC / SE for Coverage Test Generation

- Translate the program to an intermediate representation (IR)
- Add goals indicating the **coverage**
 - location, branch, decision, condition and path
- Symbolically execute IR to produce an SSA program
- Translate the resulting SSA program into a logical formula
- Solve the formula iteratively to cover different goals
- Interpret the solution to figure out the input conditions
- Spit those input conditions out as a test case



```
x = input();
if (x \ge 10)
{
 if (x < 100)
  vulnerable_code();
 else
  func_a();
}
else
 func_b();
```

```
x = input();
if (x \ge 10)
{
 if (x < 100)
  vulnerable_code();
 else
  func_a();
}
else
 func_b();
```



```
x = input();
if (x > = 10)
 if (x < 100)
  vulnerable_code();
 else
  func_a();
}
else
 func_b();
```



```
x = input();
if (x > = 10)
{
 if (x < 100)
  vulnerable_code();
 else
  func_a();
}
else
 func_b();
```



 $\mathbf{x} = input();$ if (x > = 10)if (x < 100) vulnerable_code(); else func_a(); } else func_b();



```
\mathbf{x} = input();
if (x > = 10)
  if (x < 100)
   vulnerable_code();
  else
   func_a();
}
else
  func_b();
```



Achievements

- Distinguished Paper Award at ACM ICSE'11 (acceptance rate 14%)
- Best Paper Award at SBC SBESC'15 (acceptance rate 24%)
- 25 awards from the international competitions on software verification (SV-COMP) 2012-2020 and testing (Test-COMP) 2019-2020
 - Overall
 - Falsification Overall
 - Cover-Error

Outline



Approaches to formally build verified trustworthy software systems to ensure confidentiality, integrity and availability

Counter-Example Guided Inductive Synthesis (CEGIS)



Typical Closed-Loop Control System



- Digital controller and plant representation
 - **state-space:** matrices *A*, *B*, *C*, and *D*
 - transfer-function: coefficients b₀, b₁,...,b_m and a₀, a₁,...,a_m
- Stability of closed-loop systems
 - presents a bounded response for any bounded excitation
- Safety of closed-loop systems
 - defines a requirement on the model states
- Numerical errors (truncation and rounding)

CEGIS with multi-staged verification for digital controller synthesis



We synthesise the digital controller *K* for physical plants represented as time-invariant models

• Counterexample guided induction synthesis automates the controller design that is correct-by-construction



 Step responses for a closed-loop control system with FWL effects and for each synthesize iteration



A digital system is **stable** *iff* all of its poles are inside the z-plane unitary circle

 Step responses for a closed-loop control system with FWL effects and for each synthesize iteration



A digital system is **stable** *iff* all of its poles are inside the z-plane unitary circle

 Step responses for a closed-loop control system with FWL effects and for each synthesize iteration



DSVerifier Toolbox: BMC tool to check design errors in digital systems with MATLAB



DSVerifier Toolbox: Illustrative Example

• The different **numerical representations** for a given digital system can yield different **verification results**

😣 🖨 💿 DSVerifier App				
Transfer Function Closed-Loop State-Space				
Closed-Loop Representation	Implementation			
Plant	Integer Bits 13 Fractional Bits 3			
Numerator [1 -1 -2]				
Denominator [1 1 0.576]	max range 1 🛖 min range -1 🛖			
Controller	Delta			
Numerator [1 0.576 0.927]	Timeout 3600			
Denominator [1 -4.867 0.736]	Realization Form DFII			
Sample Time 0.02	K bound			
Configurations	0 10 20 30 40 50 60 70 80 90 100			
BMC ESBMC V	Properties			
Solver Boolector	Stability			
Overflow Mode Wrap-Around 🔻	✓ Limit Cycle			
Rounding Mode Round	Quantization Error			
Error Mode Absolute	Reset Verify			

http://dsverifier.org/



successful verification: **stable** system using <2,13>



failed verification: **unstable** system using <13,2>

Synthesis times for fixed- and floating-point controllers

Benchmark	Order	$\mathcal{F}_{\langle I_p, F_p \rangle}$	Time(s)	k	$\mathcal{F}_{\langle E_p, M_p \rangle}$	Time(s)	k
Bioreact	2	8,8	15.35	4	$10,\!6$	23.76	2
Chen	3	8,8	11.24	0	$10,\!6$	14.25	0
Cruise	1	8,8	11.03	0	$10,\!6$	11.17	0
Cruise 2	1	8,8	9.93	0	$10,\!6$	10.54	0
\mathbf{Cst}	3	$12,\!12$	90.03	2	$10,\!6$	321.12	2
$\mathbf{Cstrtmp}$	2	8,8	18.56	2	$10,\!6$	16.99	2
DC motor	2	8,8	10.34	0	$10,\!6$	12.32	0
Helicopter	3	16, 16	1116.08	2	$10,\!6$	168.43	38
Inverted pendulum	2	$12,\!12$	16.01	2	$10,\!6$	18.73	0
Magnetic pointer	3	$12,\!12$	1071.02	10	$10,\!6$	207.60	9
Magnetic suspension	3	$20,\!20$	56.9	2	$10,\!6$	998.3	6
Pendulum	2	8,8	11.74	0	$10,\!6$	13.69	0
Regulator	5		×		10,16	190.28	2
Satellite	2	8,8	13.91	3	$10,\!6$	16.92	7
Spring-mass-damper	2	$12,\!12$	16.09	0	$10,\!6$	23.21	4
Steam drum	3		×		10,16	21.16	4
Supension	4	8,8	12.40	5	$10,\!6$	17.03	5
Tape driver	3	8,8	12.18	0	$10,\!6$	14.34	0
USCG tampa	3	$12,\!12$	1143.35	10	$10,\!6$	210.70	9

ISSTA 2017, HSCC 2017 and 2018, CAV 2018, ASE 2018, Acta 2020

Future Work

Our synthesis engine might benefit from using techniques ranging from machine learning to more robust formulations for generating candidates in the synthesis scheme

Extend our verification and synthesis methodology to support multiple-input multiple-output (MIMO) systems

Outline



Approaches to formally build verified trustworthy software systems to ensure confidentiality, integrity and availability

Neural Networks (NN)

 NNs are computing systems capable of learning tasks from examples

Recognize traffic signs and objects



Identify regions to be inspected



NNs are known to be vulnerable to adversarial attacks



Validation of Covering Methods

Generate executions of an ANN implementation that lead to neuron activation



Verification of Adversarial Case

Obtain an adversarial input that can lead the ANN to failures, e.g., misclassifying an image



Generating Adversarial Inputs Using A Black-box Differential Technique

DAEGEN queries the NNs with given input and makes perturbations on the input based on observations obtained from the previous queries



Future Work

Investigate fault localization and repair techniques to explain errors and make the ANN implementation robust against small noises present in the ANN inputs

Revisit the adversarial case generation using abstract interpretation techniques to speed up the verification process

Research Mission

Automated verification and synthesis to ensure the safety and security in neural-based architectures

Methods, algorithms, and tools to write safe and secure software systems