

Dependable Systems & Software Engineering

Formal Verification of Embedded Software in Medical Devices Considering Stringent Hardware Constraints

L. Cordeiro, B. Fischer, H. Chen, J. P. Marques-Silva

Lucas Cordeiro lcc08r@ecs.soton.ac.uk



Agenda

• Introduction

- Formal Verification Methodology
- Case Study and Experimental Results
- Conclusions and Future Work

Introduction



• Design HW/SW that implements functionalities and satisfies constraints.



• The complexity of ESW increased in embedded products

Platform-Based Design



 Design methodologies looks for solutions to reduce timeto-market, manufacturing and design costs.



- The size of ESW is increasing to millions of LOC.
- Software builds are produced on a weekly or daily basis.

Southampton School of Electronics and Computer Science

Verification Methodologies and Challenges

- State-of-the-art ESW verification methodologies aim to:
- *i.* Generate test vectors (with constraints)
- *ii. Use assertion-based verification*
- *iii. Use the high-level processor model during simulation*

Verification of embedded systems raises some additional challenges:

i.Meet the timing constraints ii.Handle software concurrency iii.Platform-dependent software iv.Legacy designs (written in low-level languages)

Objective of this work



• Improve coverage and reduce verification time by combining static and dynamic verification.



Bounded Model Checking



• The basic idea of BMC is to check the negation of a given property ϕ at a given depth.

• Given a transition system M, a property ϕ and a bound k:



• BMC unrolls the design k times and translates it into a verification condition ψ such that ψ is satisfiable *iff* ϕ has a counter-example of depth less than or equal to k.

Predicate Abstraction



• It abstracts data by only keeping track of certain predicates to represent the data.



• Conservative approach reduces the state space, but generates spurious counter-examples.



Agenda

- Introduction
- Formal Verification Methodology
- Case Study and Experimental Results
- Conclusions and Future Work

Verification Methodology



Consider not only higher levels of abstraction, but also the HW/SW interface.



Proposed Approach



• In complex embedded systems, there will be modules that depend on the hardware and others that do not.



• To reason about temporal properties to assure the *correctness* and *timeliness* of the design.

Platform-Independent Software Verification



- Implement small changes in the ESW to be able to:
- i. Use model checkers;
- ii. Perform automated unit tests;
- iii. Run the ESW on the target platform.
- Include the platform-dependent software in lower level driver files:



Platform-Independent Software Verification



Southamptor

chool of Electronics and Computer Science



Platform-Dependent Software Verification



• Specify properties based on C's *assert* macro using the microprocessor model.



Domain-Level Verification



We use RTCTL to specify properties that involve time bounds.



Timer	Component	Function:Filename(line)
12320	C_LCD ->	LCD_Driver_InitModule: lcd_class_driver.c(85)
12789	c_LCD ->	LCD_WriteData: lcd_class_driver.c(90)
13452	c_LCD ->	LCD_InterfaceDescriptor: lcd_class_interface.c(102)
14216	c_LCD ->	LCD_InterfaceContext_Create: lcd_class_interface.c(18)
14834	C_LCD ->	LCD_initialize: lcd_class_interface.c(80)



Infrastructure





Agenda

- Introduction
- Formal Verification Methodology
- Case Study and Experimental Results
- Conclusions and Future Work

Medical Device Case Study



• The pulse oximeter measures the oxygen saturation and cardiac frequency.

- i. Show SpO2 and HR on each second.
- ii. Change the alarm configuration.
- iii. User interface (keyboard and a graphical display).
- iv. The design is highly optimized for life-cycle cost and effectiveness.



• Typical of many embedded real-time systems.

Formal Verification using Model Checking



• How many bugs can you find in this ANSI-C code fragment? (the compiler compiles it without errors)



(pre-production code)

Model Checking with NuSMV2



NuSMV2 accepts models in NuSMV language and system properties in CTL, Real-Time CTL, LTL and PSL.

Property (a): ensure that the buffer does not overflow.





Specifying Complex Properties in CBMC and SATABS

• We specified property (b) in LTL and translated it into Buechi Automata.

Property (b): check the data flow to compute the HR value provided by the pulse oximeter sensor hardware.

• Property (b) can be expressed as:

 $AG(p \to Fr)$

• Let *p* denote the state that the buffer contains HR. Let *r* denote the state that defines the respective HR value.

• Any state containing the HR raw data is eventually followed by a state representing the respective HR value.

Specifying Complex Properties in CBMC and SATABS



UNIVERSITY OF

School of Electronics and Computer Science

Southam

Experimental Results





• The most relevant related work verified dynamically ESW from automotive domain with approximately 3000 lines of C code in 34388 seconds (~9 h) using SystemC models [Lettnin'08].

Conclusions and Future Work



• We have combined static and dynamic verification for "pure" and hardware-related embedded software.

• Test driven development helps reduce the cyclomatic complexity and alleviates the state explosion problem.

• The proposed methodology allowed us to find undiscovered bugs.

• We intend to verify formally ANSI-C and SystemVerilog using SAT Modulo Theories solvers.

• We aim at defining a subset of Real-Time CTL and PSL to verify more complex properties in embedded software.