

# Verifying Fragility in Digital Systems with Uncertainties using DSVerifier v2.0

Lennon C. Chaves<sup>1,2</sup>, Hussama I. Ismail<sup>1</sup>, Iury V. Bessa<sup>1</sup>,  
Lucas C. Cordeiro<sup>2</sup>, and Eddie B. de Lima Filho<sup>3</sup>

<sup>1</sup>*Faculty of Technology, Federal University of Amazonas, Brazil*

<sup>2</sup>*School of Computer Science, University of Manchester, United Kingdom*

<sup>3</sup>*TPV Technology, Brazil*

---

## Abstract

Control-system robustness verification with respect to implementation aspects lacks automated verification approaches for checking stability and performance of uncertain control systems, when considering finite word-length (FWL) effects. Here we describe and evaluate novel verification procedures for digital systems with uncertainties, based on software model checking and satisfiability modulo theories, named as DSVerifier v2.0, which is able to check robust stability of closed-loop control systems with respect to FWL effects. In particular, we describe our verification algorithms to check for limit-cycle oscillations (LCOs), output quantization error, and robust non-fragile stability on common closed-loop associations of digital control systems (*i.e.*, series and feedback). DSVerifier v2.0 model checks new properties of closed-loop systems (*e.g.*, LCO), including stability and output quantization error for uncertain plant models, and considers unknown parameters and FWL effects. Experimental results over a large set of benchmarks show that 35%, 34%, and 41% of success can be reached for stability, LCO, and output quantization error verification procedures, respectively, for a set of 396 closed-loop control system implementations and realizations.

*Keywords:* fixed-point digital controllers, formal methods, bounded model checking, system reliability, uncertainty

---

## 1. Introduction

2     The current control theory provides construction of reliable systems, by offer-  
3     ing mathematical guarantees about stability and desired performance of closed-  
4     loop systems, where plant states or outputs are fed back and compared to a  
5     reference signal, which guides control objectives [1]. In such a context, robust-  
6     ness is a typical control system desirable property that denotes its capability to  
7     ensure stability and acceptable performance, with respect to uncertainties, *i.e.*,  
8     unknown parameters and exogenous perturbations[2].

9     Feedback control systems usually seek to guarantee robustness for closed-  
10    loop architectures; however, digital-controller implementations through elec-  
11    tronic systems, such as microcontrollers, microprocessors, and specific circuitry,  
12    commonly face unavoidable variations and disturbances [3] and might be sub-  
13    ject to problems caused by architecture restrictions, such as finite word-length  
14    (FWL) effects (*i.e.*, round-offs and truncation), which have the potential to

15 make them fragile. Regarding that, Keel and Bhattacharyya [4] showed that  
16 even robust and optimal controllers might be fragile and therefore could not  
17 hold stability, due to FWL effects. Fragility is a control system’s sensitivity to  
18 extremely small perturbations that are caused by imprecisions in implementa-  
19 tions, *e.g.*, round-offs in digital controllers’ coefficients due to FWL formats [4].  
20 Thus, a controller that is designed for a specific purpose is considered fragile  
21 when it fails to achieve that, due to implementation issues. Finally, non-fragile  
22 control [5] is the sub-area of control theory dedicated to study techniques for  
23 designing non-fragile controllers.

24 Robust control, in turn, deals with disturbance signals and dynamic pertur-  
25 bations, the latter being related to mismatches between mathematical model  
26 and real system. For instance, the work developed by Zhao *et al.* [3] investi-  
27 gated stability regarding continuous-time uncertain systems and provided pre-  
28 cise mathematical modeling for a specific class of them, with a novel type of  
29 Lyapunov function. In addition, Sakthivel *et al.* [6] tackled time-delay systems  
30 subject to actuator faults and disturbances and developed a design approach,  
31 which includes sufficient conditions under uncertainties, modeled through an  
32 optimization problem. Although robust control is widely investigated in the  
33 literature [2–4, 6], its practical applications, while taking into account target  
34 implementation architectures and respective restrictions, is not commonly con-  
35 sidered and constitutes a new research branch.

36 Indeed, platform restrictions and uncertainties, if not properly tackled, can  
37 cumulate and thus lead to incorrect behavior and system instability. As a conse-  
38 quence, the verification and control theory communities lack a formal framework  
39 able to automatically perform that, which could be integrated into design phases  
40 and even guide them, with the goal of creating correct-by-construction systems.

41 The fragility problem is hardly predicted in the control design step or de-  
42 tected during tests and simulations, which can cause several losses during oper-  
43 ation. Non-fragile control techniques [5, 7, 8] and specialized controller realiza-  
44 tions [1, 9] are usually employed to design safe controllers and implementations,  
45 with respect to FWL effects. Nonetheless, there are only a few tools to indicate  
46 fragility and detect violation of control specifications (*e.g.*, stability), when con-  
47 sidering implementation issues [10–13]. In fact, those formal verification tools  
48 consider FWL effects to ensure correctness of digital controller designs; how-  
49 ever, a direct comparison with them is difficult, due to some differences and  
50 difficulties, as further discussed in Section 2.

51 Some model checking tools are able to verify systems represented by timed  
52 automata, *e.g.*, UPPAAL [14]; however, they consider mainly high-level properties  
53 during system verification. Only a few studies employ model checking tools for  
54 low-level specification of controllers (*e.g.*, stability and transient behavior). As  
55 an example, SAHVY [13] simulates system execution, by solving ordinary differ-  
56 ential equations (represented by Taylor models) for a range of initial states, and  
57 performs bounded model checking (BMC) based on satisfiability modulo theo-  
58 ries (SMT) [15], in order to verify safety properties expressed by computational  
59 tree logic formulae [16]. Nonetheless, SAHVY does not consider FWL effects in  
60 digital control system implementations and important design aspects, such as  
61 fragility and robustness. In addition, Ismail *et al.* proposed the Digital-System  
62 Verifier (DSVerifier *v1.0*) [11] to find FWL problems in digital controllers and  
63 filters (*e.g.*, overflows, limit-cycle oscillations, and stability loss); however, it  
64 does not consider the consequences associated to closed-loop systems. regard-  
65 ing the latter, they are typically represented as hybrid systems, *i.e.*, controllers

66 are digital and plants are physical continuous systems, whose interaction must  
67 be considered, under the influence of FWL effects.

68 These prior studies are the main source of inspiration for the current work,  
69 which tackles both fragility verification and uncertain models, in such a way that  
70 realization aspects are considered along with variations in plant models. As a  
71 consequence, verification and design procedures can now rely on a broad and  
72 extensible tool, which is able to scale on closed-loop control systems. Indeed,  
73 while previous studies either consider mathematical conditions for operation  
74 under uncertainties [3, 6] or provide verification regarding implementation aspects [11, 13, 14], the proposed approach, which was implemented in DSVerifier  
75 *v2.0*, provides a formal framework that checks both in conjunct, while evaluating  
76 merit figures specific to digital systems, such as stability, limit-cycle oscillations,  
77 and output quantization error.

78  
79 Given the current knowledge in control system verification, DSVerifier *v2.0*<sup>1</sup>  
80 Nonetheless, note that MATLAB [17] has two toolboxes for similar problems:  
81 Robust Control Toolbox (RCT) and Fixed-Point Designer (FPD). The first al-  
82 lows tuning and analysis of impacts regarding plant model uncertainties on  
83 control systems (no implementation aspects), while our work allows verification  
84 and validation of closed-loop systems, when considering FWL effects. Addition-  
85 ally, the second and our work do not overlap, since the former is an analysis and  
86 design tool, while the latter is a verification one. Indeed, FPD does not support  
87 closed-loop system verification and uncertain hybrid system verification. Fur-  
88 thermore, LCO verification in DSVerifier *v2.0* is more comprehensive than that  
89 of FPD, since it can verify any system represented by a transfer-function and  
90 it is also able to find LCO for any constant input, while FPD can only indicate  
91 zero-input LCO for second-order systems [18]. Another important contribution  
92 of this work is its novel approach for verifying controller fragility. Traditionally,  
93 the control-systems community considers the latter as uncertainties in a con-  
94 troller model, by representing it as an inexact model. By contrast, our approach  
95 allows the computation of FWL effects in digital controllers, by obtaining an  
96 exact model of a digital controller implementation and a plant model with non-  
97 deterministic coefficients related to uncertainties.

98  
99 Finally, DSVerifier can easily scale on control-system verification, given that  
100 it is able to analyze any structure represented by transfer functions (TFs) of  
101 single-input single-output (SISO) systems. Indeed, architecture restrictions and  
102 uncertainties are both considered as effects on TF coefficients of digital con-  
103 trollers and plants, respectively. In addition, DSVerifier is based on bounded  
104 model checking [16], which means that a maximum depth for system unrolling  
105 must be defined and properties are checked until that. As a consequence, sys-  
106 tem complexity directly relates to memory and processing demands, which may  
107 result in resource exhaustion. In summary, completeness could be achieved by  
108 computing a completeness threshold [19], which can be smaller than or equal  
109 to the maximum number of loop-iterations occurring in the control software;  
110 however, that may result in inability to provide property checking, due to high

---

<sup>1</sup>Our tool is available at: <http://dsverifier.org/> is the only verification tool that checks robust non-fragile stability and limit-cycle oscillations (LCOs), in closed-loop systems, and it can be employed to validate implementations of digital controllers designed through different techniques, including the non-fragile one.

111 resource demand, which inherently leads to a trade-off between system unrolling  
112 and state-space search exploration.

### 113 1.1. Improvements since DSVerifier v1.0

114 We extended the previous work of Ismail *et al.* [11] (*i.e.*, DSVerifier v1.0) to  
115 enable closed-loop system verification in uncertain systems. In summary, the  
116 improvements since DSVerifier v1.0<sup>2</sup> are:

- 117 • **Closed-loop System Verification** - DSVerifier v2.0 checks stability of  
118 closed-loop systems, under FWL implementation effects in digital con-  
119 trollers. It considers both plant and controller transfer function models,  
120 while plant models can also contain uncertainties.
- 121 • **Stability and LCO** - DSVerifier v2.0 checks stability and occurrence of  
122 LCO in closed-loop systems, by using two loop configurations: series and  
123 feedback. Additionally, its LCO verification is split into two categories:  
124 zero input LCO (previously supported) and LCO verification for non-  
125 deterministic inputs and states.
- 126 • **Output Quantization Error** - DSVerifier v2.0 computes the output of  
127 a closed-loop control system, considers round-off and FWL effects, and  
128 compares it with an ideal response (*i.e.*, without FWL effects), in order  
129 to check whether the output error is inside tolerable bounds.
- 130 • **Support for CBMC** - DSVerifier v2.0 now supports two efficient model-  
131 checking tools as back-end modules: ESBMC [16] (previously supported)  
132 and CBMC [20].
- 133 • **Support for New SAT/SMT Solvers** - DSVerifier v2.0 now supports  
134 Yices [21], MathSAT [22], CVC4 [23] by means of ESBMC, and Min-  
135 iSat [24] by means of CBMC, in addition to Boolector [25] and Z3 [26]  
136 (both previously supported) by ESBMC.

137 Although some improvements over DSVerifier v1.0 might not sound as a ma-  
138 jor scientific contribution, they are particularly relevant, from a practical per-  
139 spective. Specifically, they allow us to use off-the-shelf software model checkers  
140 to verify a large set of properties in a variety of digital control systems, by  
141 using SAT/SMT solvers. One may notice that SMT solvers apply different  
142 algebraic reduction rules and contextual simplification and they also use dif-  
143 ferent SAT solvers as back-end (after bit-blasting), which implement different  
144 search heuristics. That means a particular SMT solver might perform better  
145 than others, for a specific verification problem. Providing such an alternative,  
146 *i.e.*, selection of different SAT/SMT solvers, can wide tool application regard-  
147 ing real-world problems and also contribute to the SAT/SMT community, with  
148 new problems and benchmarks. As a result, the nature of our contribution is  
149 more experimental rather than theoretical, since we add novel features to our  
150 formal verification tool (DSVerifier), describe details of its implementation, and  
151 provide an extensive experimental evaluation to demonstrate its feasibility for  
152 control engineers.

---

<sup>2</sup>DSVerifier v1.0 is available at: <http://dsverifier.org/downloads>, and the software code  
is available at <https://github.com/ssvlab/dsverifier>.

153 Regarding SMT back-ends, ESBMC provides a superior alternative to CBMC,  
 154 which generates SMT formulae in a file and externally calls solvers, whereas  
 155 ESBMC uses a solvers' native APIs. In [16], we explain the difference in perfor-  
 156 mance, when using both approaches (*i.e.*, API and file interfaces). Additionally,  
 157 the SMT back-end of CBMC is unable to support full ANSI-C, as recently re-  
 158 ported in our previous work [27].

159 Lastly, different model checkers provide different verification strategies, coun-  
 160 terexample format, and verification results. Although it is not a big deal to  
 161 support a new software model checker, they usually consume a considerable  
 162 implementation effort, in order to ensure that we exploit the full capabilities  
 163 of each verifier. In particular, such a task should not be underestimated, since  
 164 each verifier has its own characteristics and data format. As an example, a lot  
 165 of effort has been devoted in the International Competition on Software Veri-  
 166 fication for establishing a standard format for counterexamples and invariants  
 167 produced by different verifiers, in order to make it easy for a new verifier to use  
 168 the existing benchmarking infrastructure [28].

## 169 1.2. Preliminaries

170 A transfer function representation of a digital system model  $G(z)$  is expressed  
 171 as a ratio of two polynomials in descending powers of  $z$ , *i.e.*, the numerator  
 172  $B_G(z)$  and the denominator  $A_G(z)$  in

$$G(z) := \frac{B_G(z)}{A_G(z)} := \frac{b_0 + b_1 z^{-1} + \dots + b_{M_G} z^{-M_G}}{a_0 + a_1 z^{-1} + \dots + a_{N_G} z^{-N_G}}, \quad (1)$$

173 where the subscript  $G$  in  $B_G(z)$  and  $A_G(z)$  indicate the system they describe  
 174 (*i.e.*,  $G$ ), and  $M_G$  and  $N_G$  represent numerator and denominator orders, respec-  
 175 tively, related to system  $G$ .

176 A general vectorial notion is employed to represent a polynomial, *e.g.*, an  
 177  $L$ -th order polynomial  $V_\lambda(z) := v_0 + v_1 z^{-1} + \dots + v_{L_\lambda} z^{-L_\lambda}$ , related to system  $\lambda$ ,  
 178 is represented by vector  $\vec{V}_\lambda = [v_0 \ v_1 \ \dots \ v_{L_\lambda}]$ . Let  $C(z)$  be a digital con-  
 179 troller transfer function implemented with the fixed-point format  $\langle I, F \rangle$  (*i.e.*,  $I$   
 180 bits representing the integer part and  $F$  bits representing the fractional one),  
 181 which could be signed and with a sign bit included in its integer part, such that  
 182  $\vec{A}_C$  and  $\vec{B}_C$  are their nominal denominator and numerator vectors and  $\hat{\vec{A}}_C$  and  
 183  $\hat{\vec{B}}_C$  are their correspondent in the FWL domain defined by  $\langle I, F \rangle$ . Note that  
 184 when a specific format  $\langle I, F \rangle$  is chosen, it is applied to all controller coefficients,  
 185 irrespective of their values. As a consequence, in final implementations, some  
 186 care must be taken regarding the chosen representation, in order to keep coeffi-  
 187 cient critical-information intact. Indeed, this work also intended to show FWL  
 188 effects through different formats (with 8, 16, and 32 bits), as carried out for  
 189 the experiments described in Section 5, and how they affect a digital-system's  
 190 behavior, which is then anticipated by our verification framework. There is also  
 191 a function  $\mathcal{FWL}_{\langle I, F \rangle}[\cdot] : \mathbb{R}^n \rightarrow \mathbb{R}_{\langle I, F \rangle}^n$ , where  $\mathbb{R}_{\langle I, F \rangle}^n$  is the set of real numbers  
 192 that are representable with fixed-point format  $\langle I, F \rangle$ , which computes the rep-  
 193 resentation of a polynomial in the FWL domain, *i.e.*,  $\hat{\vec{A}}_C := \mathcal{FWL}[\vec{A}_C]$  and  
 194  $\hat{\vec{B}}_C := \mathcal{FWL}[\vec{B}_C]$ .

195 Similarly to  $C(z)$ , let  $P(z)$  be a nominal plant transfer function and  $P_\delta(z)$  a  
 196 plant transfer function with uncertainties, whose denominators and numerators

197 vectors are  $\vec{B}_P$ ,  $\vec{B}_{P_\delta}$ ,  $\vec{A}_P$ , and  $\vec{A}_{P_\delta}$ , which are related as

$$\vec{A}_{P_\delta} = \vec{A}_P + \Delta\vec{p}_a\% \quad (2)$$

198 and

$$\vec{B}_{P_\delta} = \vec{B}_P + \Delta\vec{p}_b\%, \quad (3)$$

199 where  $\Delta\vec{p}_a\%$  and  $\Delta\vec{p}_b\%$  represent variations on numerator and denominator  
200 coefficients, due to model uncertainties. Thus, the set of all possible plant  
201 models, given parametric deviations (*i.e.*, plant family), is denoted by  $\mathfrak{P}$ .

### 202 1.3. Modelling FWL effects on digital-controller implementations

203 From  $C(z)$  and  $\langle I, F \rangle$ , a model  $\hat{C}(z) \triangleq \frac{\hat{B}_C(z)}{\hat{A}_C(z)}$  that represents only coefficient  
204 round-off is obtained, which is still a linear time-invariant system that may  
205 be represented by a transfer function. The latter is related to a difference  
206 equation implemented in hardware, through direct-form representations, which  
207 are directly supported by DSVerifier. For instance, one may consider the FWL  
208 second-order approximated transfer function

$$\hat{C}(z) = \frac{\hat{b}_0 + \hat{b}_1 z^{-1} + \hat{b}_2 z^{-2}}{1 + \hat{a}_1 z^{-1} + \hat{a}_2 z^{-2}}, \quad (4)$$

209 which can be represented by the difference equation

$$y(k) = -\hat{a}_1 y(n-1) - \hat{a}_2 y(n-2) + \hat{b}_0 x(k) + \hat{b}_1 x(n-1) + \hat{b}_2 x(n-2). \quad (5)$$

210 If the plant model is a continuous-time system, the discrete-time model in  
211 transfer-function or difference equation must be obtained via discretization.  
212 Among the methods available in the literature [9], we considered the sample-  
213 and-hold (ZOH) processes in complex systems [29], which models the exact effect  
214 of sampling and digital-to-analog conversion (DAC) interpolation over plants.

215 **Assumption 1.** *The sample-and-hold effects of the analog-to-digital conversion*  
216 *(ADC) module and the presence of ZOH for the DAC are synchronized, i.e.,*  
217 *there is no delay between sampling a plant's output, at the ADC, and updating*  
218 *the DAC accordingly. Indeed, the DAC's interpolation is an ideal ZOH process.*

219 **Assumption 2.** [9] *Given a synchronized ZOH input and a sample-and-hold*  
220 *output on a plant, with a sample time  $T$  satisfying the Nyquist criterion, the*  
221 *discrete pulse transfer function  $G(z, T)$  is an exact  $z$ -domain representation of*  
222  *$G(s)$ , which can be computed through*

$$G(z, T) = (1 - z^{-1}) \mathcal{Z} \left\{ \mathcal{L}^{-1} \left\{ \frac{G(s)}{s} \right\}_{t=kT} \right\}. \quad (6)$$

223 Software implementations of (5) usually contain basic arithmetic operations,  
224 *i.e.*, additions, subtractions, and multiplications, whose computation are also  
225 subject to FWL effects, such as round-off and overflow, which are already con-  
226 sidered by DSVerifier. For the sake of simplicity, it is assumed that hardware

227 numeric-representations are performed through two's complement and, if final  
 228 operation results are representable, then overflow in intermediate results do not  
 229 affect system outputs [30].

230 **Assumption 3.** *It is assumed that, in two's complement representations, the*  
 231 *number of bits available for operations is equal to the number of bits for coef-*  
 232 *ficients and only final operation results affect a system's output, i.e., if a final*  
 233 *result is representable, then overflow in intermediate computations should not*  
 234 *be flagged as violations [30].*

235 There are many ways to implement (5) depending on the desired realization  
 236 structure for the target system. The commonly known structures are Direct  
 237 Form I (DFI), Direct Form II (DFII), and Transposed Direct Form II (TDFII),  
 238 where  $z^{-1}$  is defined as the backward-shift operator, that is, a unit delay. In  
 239 order to illustrate this process, one may consider that (5) is implemented in Di-  
 240 rect Form I, as illustrated in Fig. 1, whose algorithm implementation is shown  
 241 in Fig 2. The latter can be implemented in the ANSI-C programming language  
 242 (as shown in Fig. 3) and verified by the supported BMC tools present in DSVer-  
 243 ifier. In a ANSI-C program, fixed-point variables are implemented as integer  
 244 variables, with implicit power-of-2 scaling factors. As illustrated in Fig. 3, func-  
 245 tions `fxp_add`, `fxp_mult`, and `fxp_sub` take two input arguments and return the  
 246 respective addition, multiplication, and subtraction results, in `fxp32.t` format,  
 247 which is internally defined in DSVerifier as `int32.t`. Besides, those blocks also  
 248 include quantization effects and consider the fixed-point representation used by  
 249 a given system, while function `fxp_quantize` provides quantization effects in  
 250 each output, for a Direct Form I controller.




Figure 1: Direct form I realization of  $\hat{C}(z)$ .

251 Similarly, DSVerifier *v2.0* also implements the filter functions in Direct Form  
 252 II (DFII) and Transposed Direct Form II (TDFII), using C language and fixed-  
 253 point library. Fixed-point functions as `fxp_add`, `fxp_mult`, `fxp_sub` and `fxp_quantize`  
 254 are also implemented in both structures as illustrated in Fig. 3, according to  
 255 previous works from the DSVerifier [11, 31, 32] which presented with details  
 256 these realization structures.




Figure 2: Flowchart for Direct Form I realizations.

257 **Remark 1.** *In the literature, it is shown that round-off effects may also be*  
 258 *modeled as Gaussian noise in a system's output [33], i.e., measurement noise.*  
 259 *Indeed, our stability result ensures internal stability, i.e., a system will be still*  
 260 *stable for measurement noises, if the Jury's criteria are met.*

## 261 2. Related Work

262 Although formal methods provide applicability to check high-level specifi-  
 263 cations in all sorts of cyber-physical systems (CPS) [34], there is little effort  
 264 regarding application of model checking for verifying different control goals,  
 265 which are related to robust stability, robust performance, and non-fragility. In  
 266 addition, relevant studies [12, 35–37] about performance and safety verification  
 267 of closed-loop systems (as described below) propose verification methods based  
 268 on symbolic execution of plant models.

269 Closed-Loop Symbolic Execution (CLSE) [36] performs a bounded-time sym-  
 270 bolic execution of a plant's dynamics, which is represented by ordinary differ-  
 271 ence equations (ODEs) combined with concolic execution of controller software.  
 272 Additionally, robustness analysis is also performed [36], where plant-state devi-  
 273 ation is computed through sensor signals (*i.e.*, measurement noise). In contrast



```

1  fxp_t fxp_direct_form_1(fxp_t y[], fxp_t x[],
2  fxp_t a[], fxp_t b[], int Na, int Nb) {
3  fxp_t *a_ptr, *y_ptr, *b_ptr, *x_ptr;
4  fxp_t sum = 0;
5  a_ptr = &a[1];
6  y_ptr = &y[Na - 1];
7  b_ptr = &b[0];
8  x_ptr = &x[Nb - 1];
9  int i, j;
10 for (i = 0; i < Nb; i++) {
11 sum = fxp_add(sum, fxp_mult(*b_ptr++, *x_ptr--));
12 }
13 for (j = 1; j < Na; j++) {
14 sum = fxp_sub(sum, fxp_mult(*a_ptr++, *y_ptr--));
15 }
16 return fxp_quantize(sum);
17 }

```

Figure 3: C code fragment of a Direct Form I representation of  $\hat{C}(z)$ .

274 to Majumdar *et al.* [36], DSVerifier does not investigate robustness regarding  
275 measurement noises; however, it does perform robustness verification with re-  
276 spect to parametric uncertainties and investigate fragility, *i.e.*, robustness with  
277 respect to implementation issues. In particular, Zutshi *et al.* [35] employed nu-  
278 merical simulation of plant model and control software implementation, in order  
279 to build abstractions of state and input spaces, which then allows falsification  
280 of desired properties.

281 In the last decades, symbolic verification of closed-loop systems presented  
282 important advances; however, there are a few related model checking approaches  
283 for verifying closed-loop systems. One promising approach is Costan [12], which  
284 checks stability of closed-loop systems on embedded ANSI-C code controller. It  
285 compares the Simulink implementation [17] of a control system with code gen-  
286 erated by MathWorks' Fixed-Point Advisor and Real-Time Workshop [38]. A  
287 notable feature of Costan is its error calculation through static analysis in con-  
288 troller code, when unrolling bounded loops, where deviations are compared with  
289 a pre-computed error bound. If any violation is found, then Costan provides a  
290 concrete test input that leads to such a failure. By contrast, DSVerifier com-  
291 putes quantization effects and checks stability in a closed-loop function for a  
292 plant family  $\mathfrak{P}$ , without handling the usual stability concept proposed by Keel  
293 and Bhattacharyya [39], who computed stability margins for measuring fragility.  
294 Such a behavior makes DSVerifier's stability verification slower than Costan;  
295 however, it provides improved accuracy, which is suitable for correct-by-design  
296 approaches [40]. Unfortunately, it seems that Costan is no longer maintained  
297 and its currently available version is obsolete, *i.e.*, it does not compile with cur-  
298 rent operating systems' libraries, which impairs experimental evaluation proce-  
299 dures. Rungger and Tabuada [37] established a background on robustness of  
300 CPSs and hybrid systems based on hybrid automata representations, by pro-  
301 viding symbolic models for the robustness property that can be used to verify  
302 and synthesize robust closed-loop hybrid systems, with respect to external dis-  
303 turbances.

304 Sample And Hold Verification (SAHVV) [13] simulates system execution,  
305 by solving ODEs represented by Taylor models. It performs SMT-based BMC  
306 within a range of initial states and checks safety properties expressed by com-  
307 putation tree logic (CTL) formulae. Indeed, its verification engine is similar

308 to that of DSVerifier *v2.0*; however, it is limited to hybrid systems with ZOH  
309 sampling and does not take into account FWL effects. Our work, differently,  
310 neither does not tackle external disturbances nor uses the robustness model-  
311 ing provided in [37]; however, it is able to consider simultaneously FWL effects  
312 in digital controllers and parametric uncertainties that are not considered by  
313 Rungger and Tabuada [37].

314 Barnat *et al.* [41, 42], in turn, presented an approach that uses Simulink  
315 diagrams to open up new possibilities towards verification properties beyond  
316 standard stability tests, for first-order systems; however, it is still under devel-  
317 opment and there are limitations related to the theorem’s proof (Why3 [41, 42]).  
318 In fact, Why3 can solve problems of previous studies related to state-space ex-  
319 plosion [41], but it is not fully automatic, *i.e.*, users have to manually change  
320 parameters, in order to produce new proofs. Additionally, there is no coun-  
321 terexample and error trace generation and its verification is done over Simulink  
322 models (which contrasts to our study).

323 Finally, the studies introduced by Abate *et al.* [43–45] describe a method  
324 called Digital System Synthesizer (DSSynth), which synthesizes stable con-  
325 trollers for continuous plants given as transfer functions and exploits bit-accurate  
326 verification of software implemented in digital microcontrollers [11, 32]. DSSynth  
327 marks the first use of counterexample-guided inductive synthesis [46] for syn-  
328 thesizing digital controllers, while considering physical plants with uncertain  
329 models and FWL effects; however, low-level implementation errors (*e.g.*, LCOs)  
330 are not further investigated in those studies. In fact, our experimental evalu-  
331 ation shows the DSVerifier *v2.0*’s precision to detect LCO (*cf.* Section 5) in  
332 controllers synthesized by DSSynth.

333 Even though transfer functions can describe a huge amount of real-world  
334 systems, a drawback of DSVerifier *v2.0* is that such a representation is still  
335 limited and it is not widely used by the aforementioned tools; however, support  
336 to state-space systems is under development [47]. Additionally, DSVerifier *v2.0*  
337 presents some advantages over many formal verification tools available in the  
338 literature [12, 13, 36], *e.g.*, bit-precise verification, counterexamples for failures,  
339 and automated verification procedures.

### 340 3. Finite Word-Length Effects (FWL)

341 Finite word-length (FWL) effects are related to differences in coefficient  
342 values, due to representations used in real implementations. During the last  
343 decades, various researchers have studied FWL effects and digital controller and  
344 filter fragility [29, 48]. Some researchers focused their efforts on the design phase,  
345 by developing non-fragile design techniques [5, 49]; others, in turn, investigated  
346 improved realizations, FWL formats with adequate performance under FWL  
347 effects [50–53], and formal verification and synthesis of digital control systems,  
348 with respect to FWL effects [12, 32, 43, 44, 54].

349 Usually, when designing digital systems, such as digital controllers, tradi-  
350 tional approaches [9] compute elements through mathematical models, which  
351 are encoded in computer applications and toolboxes [17]. Indeed, those de-  
352 scriptions are often created in floating-point arithmetic, which provide lower  
353 approximation errors for rational numbers; however, in order to reduce cost  
354 through cheaper processing units and systems, fixed-point representations may  
355 be employed, which then present higher error magnitude [31]. More specifi-  
356 cally, floating-point representations are able to support wider amplitude ranges,

357 with gaps between adjacent numbers that are not uniformly spaced, large errors  
 358 for large numbers, and small errors for small numbers, while fixed-point ones  
 359 present more restricted ranges and constant gaps, no matter a number's mag-  
 360 nitude [55]. As a consequence, whenever design procedures are performed with  
 361 floating-point representations and real systems are implemented with fixed-point  
 362 ones, wrong operation may be notice in the latter.

363 In fact, deviation from a designed behavior occurs due to quantization and  
 364 cumulated errors caused by round-off. For instance, mere quantization error  
 365 directly affects locations of poles and zeros, which may be moved to the external  
 366 part of the unit circle, and round-off cumulate through operations usually result  
 367 in wrong or oscillating output, which may incorrectly activate or control further  
 368 stages. As a consequence, our study focuses on investigating FWL effects and  
 369 tackles the following properties: stability, limit-cycle oscillations, and output  
 370 error. The first is only related to quantization, while the others are also due to  
 371 cumulated error.

### 372 3.1. Stability

373 A discrete-time linear time-invariant system is considered asymptotic stable  
 374 if its poles lie inside the unit circle, *i.e.*, a circle placed at the origin of a  
 375 complex plane with unitary radius [1]. Consequently, if a discrete-time linear  
 376 system is asymptotic stable, then it is considered bounded-input and bounded-  
 377 output (BIBO) stable, *i.e.*, given an arbitrary bounded input, the output is also  
 378 bounded. Furthermore, a discrete-time system is considered internally stable  
 379 if all its internal states are bounded for all initial conditions and all bounded  
 380 signals injected in it, *i.e.*, if all its components are stable [1].

381 **Lemma 1.** *A feedback digital control system represented by  $C(z) = \frac{N_C(z)}{D_C(z)}$  and*  
 382  *$P(z) = \frac{N_P(z)}{D_P(z)}$  transfer functions, which represent controller and plant, respec-*  
 383 *tively, as shown in Figs. 7b and 7a, is internally stable if and only if:*

- 384 – *the roots of its characteristic polynomial  $S(z)$  are inside the open unit*  
 385 *circle, where*

$$386 \quad S(z) = N_C(z)N_P(z) + D_C(z)D_P(z);$$

- 387 – *the direct loop product, *i.e.*,  $\frac{N_C(z)}{D_C(z)} \cdot \frac{N_P(z)}{D_P(z)}$  in series (cf. Fig. 7b) and  $\frac{N_P(z)}{D_P(z)}$*   
 388 *in feedback configuration, has no pole-zero cancellation on or outside the*  
 389 *unit circle.*

390 As a consequence, given that stability depends on poles and those are roots  
 391 of denominators of transfers functions, they are directly affected by coefficient  
 392 quantization, *i.e.*, their locations may be changed when fixed-point arithmetic is  
 393 employed. Finally, if that change exceeds boundaries of the unit circle, systems  
 394 may become unstable.

### 395 3.2. Limit-Cycle Oscillations

396 Limit-cycle oscillations in digital systems are defined by the presence of oscil-  
397 lations occurring in their outputs, even when their input sequences are composed  
398 by constant values [29], and may be classified as granular or overflow limit cy-  
399 cles. Granular LCOs are autonomous oscillations, originating from quantization  
400 performed in the least significant bits [56], while overflow LCOs take place after  
401 overflow and wrap-around events. In addition, even a non-zero constant output  
402 resulting from a constant input equal to zero is a limit-cycle effect [57]. Indeed,  
403 absence of overflow LCOs, in digital controllers, may be assured by preventing  
404 overflows or treating them via saturation, when the maximum (or minimum)  
405 value achieved is held; however, it may not be enough to ensure absence of  
406 persistent oscillation, in closed-loop systems.

407 In addition, different implementations of the same controller may present  
408 different behaviors regarding LCO, *i.e.*, one may present it and the other may  
409 not. For instance, that usually happens when the number of allocated fractional  
410 bits or a chosen scaling factor is different. As a consequence, even if a design  
411 is correctly performed and should mitigate LCO by construction, different bit  
412 fixed-point formats may or may not result in such a behavior.

### 413 3.3. Output Quantization Error

414 Floating-point representations provide better approximation of rational num-  
415 bers, when compared with fixed-point ones with the same number of bits.  
416 Multiple-precision floating-point arithmetic can further represent rational num-  
417 bers, whose precision digits are bounded by the available memory of a sys-  
418 tem [58], and practical software packages do exist to implement that type of  
419 arithmetic (e.g., MPFR<sup>3</sup> and MPFI<sup>4</sup>); however, many practical implementa-  
420 tions of digital controllers are designed with fixed-precision arithmetic [31]. Ad-  
421 ditionally, using floating-point arithmetic in BMC leads to higher verification  
422 time and memory consumption [59]. Indeed, both CBMC and ESBMC, used as  
423 back-end model checkers in DSVerifier, support floating-point arithmetic and,  
424 in particular, the IEEE floating-point standard (IEEE 754-2008) [55]. As re-  
425 ported in our previous work [60], ESBMC represents the most efficient verifier  
426 for C programs that contain floating-point arithmetic; however, the model pro-  
427 duced by DSVerifier and corresponding verification conditions are hard to be  
428 solved by both verifiers. As a consequence, DSVerifier *v2.0* currently focuses on  
429 fixed-point representation only, with bit-vector and rational arithmetic.

430 In such a context, precision in a digital controller’s operation is limited by  
431 its word length, which is specified in a digital system’s realization. Furthermore,  
432 FWL computations may lead to rounding and truncation errors, which change  
433 pole and zero positions and modify the associated frequency response. Conse-  
434 quently, such changes cause variations that can also be observed in time domain.  
435 A common representation, which is also used here, employs digits separated by a  
436 decimal point, where the ones to the left are the integer part and the remaining  
437 ones, to the right, are the fractional part, while using two’s complement. As a

---

<sup>3</sup><https://www.mpfr.org/>

<sup>4</sup><https://directory.fsf.org/wiki/MPFI>

438 consequence, a real number  $R$  represented by a format  $\langle I, F \rangle$  can be written as

$$R = -b_{I-1}2^{I-1} + \sum_{i=I-2}^{-F} b_i 2^i \quad (7)$$

439 and the output quantization error  $E_d$ , due to round-off errors when rounding to  
440 nearest [52], is given by

$$-2^{-F-1} \leq E_d \leq 2^{-F-1}. \quad (8)$$

441 In addition, when truncation and von Neumann rounding are performed, those  
442 are given by

$$0 \leq E_d < 2^{-F} \quad (9)$$

443 and

$$-2^{-F} < E_d < 2^{-F}, \quad (10)$$

444 respectively. The simplest rounding procedure is truncation, which works by  
445 dropping some least significant bits. Round to nearest modes provide smaller  
446 error and differ in the manner numbers half-way from two rounded ones are  
447 treated [52, 55], while von Neumann rounding aims to obtain unbiased error.

448 As a consequence, outputs in closed-loop systems suffer from round-off,  
449 which vary with rounding modes and are fed back to their inputs. Indeed, such  
450 errors may cumulate and result in incorrect computations, which ultimately re-  
451 sult in wrong behaviors. In addition, in our case, the employed rounding mode  
452 is the one specified in Eq. (8). Finally, those differences in output samples could  
453 be monitored and even evaluated, in order to check if they lie within acceptable  
454 bounds.

#### 455 4. Automated Verification Methodology for Fragility

456 DSVerifier *v2.0*'s verification flow is split into two major processes as illus-  
457 trated in Fig. 4: Steps 1 to 5 are carried out by users and Steps *A* to *D* are  
458 automatically performed by DSVerifier *v2.0*. Importantly, Steps 1 to 5 result in  
459 an ANSI-C file (see Fig. 5) that contains vector representations for transfer func-  
460 tions corresponding to digital controller and plant models, which is then used  
461 as input for Steps *A* – *D* (*cf.* Section 4.6). In addition, implementation details  
462 for a digital controller must be provided, *e.g.*, number of bits used for fractional  
463 and integer parts of fixed-point calculations, realization, input signal range, and  
464 sample time. In Step 1, users provide inputs  $p_0$  representing a plant model,  
465  $\Delta \vec{p}_a\%$  and  $\Delta \vec{p}_b\%$  through *.a\_uncertainty* and *.b\_uncertainty*, respectively, which  
466 are related to their respective components of a plant model (*i.e.*, *.a\_uncertainty*[0]  
467 to *.a*[0], *.a\_uncertainty*[1] to *.a*[1], *.b\_uncertainty*[0] to *.b*[0], and so on). They  
468 define the percentual of uncertainty (which by default is zero) to be taken into  
469 account by DSVerifier *v2.0*, during model generation with uncertainties. Further-  
470 more, sizes of numerator and denominator polynomials (*i.e.*, parameters *a\_size*  
471 and *b\_size*) must be provided, since typical software verifiers have difficulty in  
472 handling variable-length arrays (VLAs).<sup>5</sup> In Step 2, a digital controller and

<sup>5</sup>C99 introduced VLAs but C11 made them an optional feature.

473 also a control loop must be designed, with any preferred method (*e.g.*, pole as-  
 474 signment) and configuration (*e.g.*, series or feedback). A controller’s numerical  
 475 representation is then chosen in Step 3 and, in Step 4, one realization form is  
 476 defined, from three different direct representations: Direct Form I (DFI), Direct  
 477 Form II (DFII), and Transposed Direct Form II (TDFII). Finally, in Step 5,  
 478 users configure verification parameters, *e.g.*, verification time, properties, and  
 479 BMC tool. Thus, Steps 1 to 5 result in ANSI-C code that should be used as in-  
 480 put to DSVerifier *v2.0*, whose verification engine automatically checks property  
 481  $\phi$  (*e.g.*, stability, LCO, or output quantization error).




Figure 4: DSVerifier *v2.0*’s verification flow.

482 In Step A, DSVerifier *v2.0* builds a non-deterministic model for a plant family  
 483  $\mathfrak{P}$ , using  $p_0$ ,  $\Delta\vec{p}_a\%$ , and  $\Delta\vec{p}_b\%$ . Then, it formulates  $FWL[\cdot]$ , in Step B, using  
 484 implementation details provided in Steps 2 and 3, and computes  $FWL[c_0]$ ,  
 485 in Step C. Thus, DSVerifier *v2.0* builds an intermediate ANSI-C code for a  
 486 given digital system implementation and makes that an input for a checker, as  
 487 indicated in Step D.

488 **Definition 1. Non-deterministic approach** is a representation of all possi-  
 489 ble values of a given variable and is limited here by the dynamic range (minimum  
 490 and maximum values) defined in the data structure “impl” (as shown in Fig. 5,

```

1 #include <dsverifier.h>
2
3 digital_system controller = {
4   .b = { 0.0039062 , 0.00097656 },
5   .b_uncertainty = { 0.005 , 0.005 },
6   .b_size = 2,
7   .a = { 0.31348 , -0.00097656 },
8   .a_uncertainty = { 0.005 , 0.005 },
9   .a_size = 2,
10  .sample_time = 2.000000e-01
11 };
12
13 implementation impl = {
14   .int_bits = 6,
15   .frac_bits = 2,
16   .max = 1.000000,
17   .min = -1.000000
18 };
19
20 digital_system plant = {
21   .b = { 0 , 0.00097541 },
22   .b_uncertainty = { 0.005 , 0.005 },
23   .b_size = 2,
24   .a = { 1 , -0.9512 },
25   .a_size = 2,
26   .a_uncertainty = { 0.005 , 0.005 }
27 };

```

Figure 5: A digital-system input file for DSVerifier v2.0.

491 *lines 13-18*).

492 Note that this intermediate ANSI-C model contains three main modules:  
493 digital-controller code to be embedded into a microprocessor, plant model code,  
494 which simulates plant model dynamics with uncertainties, and model-checking  
495 directives, *i.e.*, **asserts** and **assumes**, which control the verification flow.

496 Fig. 6 shows an example of ANSI-C code<sup>6</sup> automatically produced by DSVer-  
497 ifier v2.0, which computes, with (*fxp\_direct\_form\_1*) and without fixed-point  
498 FWL effects (*double\_direct\_form\_1*), outputs for a Direct Form I (DFI) imple-  
499 mentation structure [32] and also includes **assume** (`_DSVERIFIER_assume`) and  
500 **assert** (`_DSVERIFIER_assert`) statements, which are used for controlling sys-  
501 tem input range and checking output quantization error violations (through the  
502 chosen back-end), respectively. Indeed, the former limits non-deterministic val-  
503 ues, within the dynamic range defined by *impl.min* and *impl.max* (shown in  
504 Fig. 5), which are applied to the digital controller input, and the latter checks if  
505 deviation between the output with (`y_qtz`) and without FWL effects (`y_double`)  
506 is greater than an admissible value provided by a user (`max_error`). It is worth  
507 noticing that computations are internally performed in DSVerifier, by using  
508 fixed-point arithmetic in  $\langle I, F \rangle$  (*fxp\_direct\_form\_1*) or floating-point representa-  
509 tions *double\_direct\_form\_1*. Finally, `shiftL` gets values  $x(k)$  (determined with  
510 non-deterministic values) and permutes them to the left, in order to compute  
511  $y(k)$ , and `fxp_direct_form_1()` is the DFI controller implementation.

512 On the one hand, digital controller’s coefficients are quantized values and all  
513 its operations use fixed-point arithmetic (*i.e.*, additions, multiplications, sub-  
514 tractions and divisions). On the other hand, numerator and denominator co-  
515 efficients for a plant model are not quantized. Indeed, those are represented

<sup>6</sup>The DSVerifier v2.0 code is available at <https://github.com/ssvlab/dsverifier>

```

1 nondet_constant_input = nondet_double();
2
3 __DSVERIFIER_assume((nondet_constant_input >= impl.min) &&
4                     (nondet_constant_input <= impl.max));
5
6 for (int i = 0; i < k; ++i) {
7     x_qtz[i] = nondet_constant_input;
8     x_double[i] = nondet_constant_input;
9     shiftL(x_qtz[i], xaux_qtz, ds.b_size);
10    shiftL(x_double[i], xaux_double, ds.b_size);
11    y_qtz[i] = fxp_direct_form_1(yaux_qtz, xaux_qtz,
12                                ds.a, ds.b, ds.a_size, ds.b_size);
13    y_double[i] = double_direct_form_1(yaux_double, xaux_double,
14                                       ds.a, ds.b, ds.a_size, ds.b_size);
15    shiftL(x_qtz[i], xaux_qtz, ds.b_size);
16    shiftL(x_double[i], xaux_double, ds.b_size);
17    absolute_error = y_double[i] - fxp_to_double(y_qtz[i]);
18    __DSVERIFIER_assert((absolute_error < (max_error)) &&
19                        (absolute_error > (-max_error)));
20 }

```

Figure 6: Intermediate ANSI-C code fragment of a DFI controller, which was modified by DSVerifier *v2.0*.

516 with maximum precision, based on double-precision variables, and treated as  
517 non-deterministic variables, to support model uncertainties. Nonetheless, com-  
518 puter representations will always present limited precision, even for double vari-  
519 ables. In general, double-precision variables are enough for our verification  
520 engines; however, a more comprehensive analysis may be achieved in further  
521 studies by using interval arithmetic, as done by Abate *et al.* [44]. The di-  
522 rective **assume** bounds non-deterministic variables, *i.e.*, inputs and plant un-  
523 certain coefficients. For instance, if a polynomial  $-0.06875z^2$  has a coefficient  
524  $-0.06875$  (*i.e.*,  $a_0$ ) with 5% of uncertainty (*i.e.*,  $\Delta\vec{p}_a\%$ ), it will be internally repre-  
525 sented by the non-deterministic interval  $[-0.06875 - \Delta\vec{p}_a\%(0.06875), -0.06875 +$   
526  $\Delta\vec{p}_a\%(0.06875)] \Rightarrow [-0.0721875, -0.0653125]$ .

527 Finally, in Step *D*, translation of intermediate ANSI-C code into SMT for-  
528 mulae is performed by a back-end model-checking tool (*e.g.*, CBMC [20] or  
529 ESBMC [16]). Here, DSVerifier *v2.0* checks a given property  $\phi$  (*e.g.*, stability,  
530 LCO, or output quantization error) with respect to a closed-loop system, which  
531 is composed by  $FWL[c_0]$  and every  $p$  in  $\mathfrak{P}$  (*cf.* Section 1.2). If any property  
532 violation is found, then DSVerifier *v2.0* reports a counterexample, which con-  
533 tains system inputs or parametric deviations that lead to a failure. A successful  
534 verification result is reported *iff* a system is safe up to a bound  $k$ , with respect  
535 to  $\phi$ .

536 In particular, stability verification is the only one that is complete, since  
537 it does not depend on system outputs and inputs (*i.e.*, no bound  $k$  for loop  
538 unwinding is defined) [32]. Furthermore, DSVerifier *v2.0* using ESBMC as back-  
539 end is able to check digital systems through proof by mathematical induction,  
540 which combines a state-of-the-art  $k$ -induction proof rule [61] with invariants [62];  
541 however, that algorithm must be further extended, as a new direction for future  
542 work, in order to infer invariants that are inductive w.r.t. quantization and  
543 LCO properties, since invariance can not determine induction of a non-inductive  
544 assertion [63].



545 *4.1. Loop configurations*

546 DSVerifier *v2.0* supports two closed-loop configurations: feedback as

$$H(z) = \frac{C(z) \cdot G(z)}{1 + C(z) \cdot G(z)} = \frac{\frac{N_C(z)}{D_C(z)} \cdot \frac{N_G(z)}{D_G(z)}}{1 + \frac{N_C(z)}{D_C(z)} \cdot \frac{N_G(z)}{D_G(z)}} = \frac{N_H(z)}{D_H(z)}, \quad (11)$$

547 where a digital controller is connected through a feedback path (see Fig. 7a),  
548 and series as

$$H(z) = \frac{G(z)}{1 + C(z) \cdot G(z)} = \frac{\frac{N_G(z)}{D_G(z)}}{1 + \frac{N_C(z)}{D_C(z)} \cdot \frac{N_G(z)}{D_G(z)}} = \frac{N_H(z)}{D_H(z)}, \quad (12)$$

549 where a controller is located at a forward path (see Fig. 7b). In the DSVerifier  
550 *v2.0*'s command-line version, loop configuration is chosen with `--connection-`  
551 `mode <connection_name>`, where `<connection_name>` can be represented by  
552 `SERIES` or `FEEDBACK`.




Figure 7: Closed-loop configurations supported by DSVerifier *v2.0*.

553 *4.2. Stability verification*

554 As already mentioned, system stability may be influenced by FWL effects.  
555 That being said, it would be interesting to check pole location during system  
556 design, as a consequence of using fixed-point formats as final implementation.  
557 Based on Lemma 1, DSVerifier *v2.0* is able to check stability for closed-loop  
558 systems, according to Algorithm 1. Firstly, DSVerifier *v2.0* applies FWL effects  
559 on a controller's numerator and denominator, then it builds a non-deterministic  
560 model to represent plant family  $\mathfrak{P}$  and, finally, applies the Jury's criteria [1]  
561 to determine stability regarding  $S(z)$ .

562 Precisely, the stability verification is encoded as a verification condition (VC)  
563  $\psi_k = \bigwedge_{i=0}^k \neg \phi_{stability}(s_i)$  that is satisfiable if, in a given state  $s_i$ , some system's  
564 poles (*i.e.*, eigenvalues) has magnitude greater than 1.

---

**Algorithm 1:** Closed-loop stability verification
 

---

**Data:**  $N_C(z)$ ,  $N_P(z)$ ,  $D_C(z)$ ,  $D_P(z)$ , implementation settings, and plant's parametric deviations  $\Delta p\%$ .

**Result:** SUCCESS for stable systems or FAILED for unstable systems, along with a counterexample.

```

1 begin
2   Formulate an FWL effect function  $\mathcal{FWL}[\cdot]$ 
3   Construct the plant interval set  $\mathfrak{P}$ , where  $\hat{N}_P(z) \in \mathfrak{P}$  and  $\hat{D}_P(z) \in \mathfrak{P}$ 
4   Obtain  $\mathcal{FWL}[N_C(z)]$  and  $\mathcal{FWL}[D_C(z)]$ 
5   Check  $\neg\phi_{stability}$  for  $S(z) = \mathcal{FWL}[N_C(z)] \cdot \hat{N}_P(z) + \mathcal{FWL}[D_C(z)] \cdot \hat{D}_P(z)$ 
6   if  $\neg\phi_{stability}$  is satisfiable then
7     | return FAILED and a counterexample (i.e., unstable)
8   end
9   else
10    | return SUCCESS (i.e., stable)
11  end
12 end

```

---

565 *4.3. Limit-cycle oscillation verification*

566 LCO may severely compromise system behavior and operation, due to as-  
 567 sociated oscillations; however, its presence may be checked, if such repetitions  
 568 are identified and characterized, and even avoided, if different approaches are  
 569 employed (*e.g.*, realization and coefficient format).

570 As a toy example regarding LCO verification, which is supposed to present  
 571 such an effect for illustrative purposes, a single-pole system, described by dif-  
 572 ference equation

$$y(n) = -a y(n-1) + x(n), \quad (13)$$

573 is adopted. Here, such a filter is also modeled using 2 bits for the integer part  
 574 and 4 bits for the fractional one (as in the previous case), but with a zero input  
 575 signal. If the verification engine is executed for the implemented model, then it  
 576 finds a particular initial condition leading that system to a limit cycle. In Table  
 577 1, the resulting system response, for that particular condition, is presented,  
 578 through columns  $y_2$  and  $y_{10}$ , in binary and decimal formats, respectively. Due  
 579 to the adopted rounding procedure (*cf.* Eq. (8)), which was applied to the  
 580 fractional part of the fixed-point number, one can notice, in Table 1 and for  
 581  $a = 0.5$ , that the resulting output starts repeating after  $n = 2$ . Similarly, for  
 582  $a = -0.5$ , the same output keeps in a nonzero steady-state value, instead of  
 decaying towards zero.

Table 1: Identification of Limit-cycle oscillations in the adopted toy example.

$a = 0.5_{10} = 0.1000_2$			$a = -0.5_{10} = 1.1000_2$		
$n$	$y_2$	$y_{10}$	$n$	$y_2$	$y_{10}$
-1	0.0010	0.125	-1	0.0010	0.125
0	1.0001	-0.0625	0	0.0001	0.0625
1	0.0001	0.0625	1	0.0001	0.0625
2	1.0001	-0.0625	2	0.0001	0.0625
3	0.0001	0.0625	3	0.0001	0.0625

583

584 In DSVerifier *v2.0*, LCO verification is performed in a system’s general equa-  
585 tion  $H(z)$ , which is computed from plant and controller transfer functions in  
586 series configuration (Eq. 12) or feedback configuration (Eq. 11). Basically,  
587 DSVerifier *v2.0* checks the presence of persistent oscillation in an output, given  
588 a constant input signal, which is illustrated in Algorithm 2.

---

**Algorithm 2:** Limit cycle verification

---

**Data:**  $H(z)$  and its outputs up to  $k$ -depth.  
**Result:** SUCCESS for the absence of LCOs, otherwise FAILED along with a counterexample.

```

1 begin
2   Formulate a FWL effect function  $FWL[\cdot]$ 
3   Construct the plant interval set  $\mathfrak{P}$ , where  $\hat{N}_P(z) \in \mathfrak{P}$  and  $\hat{D}_P(z) \in \mathfrak{P}$ 
4   Obtain  $FWL[N_C(z)]$  and  $FWL[D_C(z)]$ 
5   Compute  $H(z)$  according to feedback or series configuration (cf. Eqs. (11) or (12),
   respectively)
6   Obtain the last output from  $H(z)$ , as reference
7   Check the presence of a time window
8   if size of time window is bigger than one with non-zero constant input or bigger
   than zero with zero input then
9     Check whether elements inside that time window are repeated;
10    if all elements are repeated then
11      | return FAILED and a counterexample (i.e., presence of LCO)
12    end
13  end
14  else
15    | return SUCCESS (i.e., LCO-free)
16  end
17 end
```

---

589 Firstly, the quantizer block routine is configured to enable wrap-around.  
590 Then, DSVerifier *v2.0* selects the last output as a reference and searches the  
591 same value among previous elements, in order to compute the length of a time  
592 window for (potential) LCO. In summary, the last output is compared with the  
593 previous ones, with the goal of finding an equal element. If that happens, within  
594 a distance of  $w$  samples, a possible time window is flagged, which is encoded in  
595 line 7 of Algorithm 2. If the employed input is zero and  $w$  is greater or equal  
596 to one or the employed input is non-zero and  $w$  is greater than one (see line 8  
597 of the same Algorithm), there is limit-cycle occurrence; otherwise, there is not.  
598 If the former happens, each element between the reference output and the first  
599 equal sample is compared with its respective pair  $w$  samples away and, if that  
600 is successful for all of them, which is performed in lines 9 and 10, DSVerifier  
601 *v2.0* confirms presence of LCO. Precisely, our LCO verification is encoded as a  
602 VC that is satisfiable *iff* there is any window (with non-deterministic size) of  
603 output samples, which is repeated from any sample until a bound  $k$  (the same  
604 used by the BMC algorithm), *i.e.*,  $w < k$ . One may notice that the proposed  
605 LCO verification can also be performed for non-deterministic inputs and states,  
606 which was impossible with the previous versions of DSVerifier.

#### 607 4.4. Quantization error verification

608 Output round-off errors may be checked, if an expected behavior is compared  
609 with an obtained one. Indeed, given that designs are often performed in floating-  
610 point and real implementations in fixed-point arithmetic, a possible verification  
611 approach would be to compare both and compute the resulting deviation.

612 Based on that, DSVerifier v2.0 is able to apply non-deterministic inputs to  
613 two different implementations (*i.e.*, with and without FWL effects) and com-  
614 pares results from both of them, in order to check whether differences regarding  
615 their outputs are inside a tolerable bound. Therefore, the VC for this property  
616 is given as

$$l_{error} \iff |y_{fxp} - y_{float}| < e_b, \quad (14)$$

617 where  $y_{fxp}$  is the output value from the fixed-point implementation (*i.e.*, with  
618 FWL effects),  $y_{float}$  is the output value from the reference floating-point im-  
619 plementation (*i.e.*, with greatly reduced FWL effects), and  $e_b$  is the acceptable  
620 error value defined by a designer. In summary, DSVerifier v2.0 compares the  
621 output signal of two closed-loop systems, *i.e.*, with and without FWL effects,  
622 and then checks whether  $E_d$  is inside a tolerable bound, as described in Algo-  
623 rithm 3.

---

**Algorithm 3:** Output quantization error verification

---

**Data:** Controller  $C(z)$ , plant  $P(z)$ , and  $e_b$  as an acceptable error value.

**Result:** SUCCESS if the output quantization error is lower than  $e_b$ , otherwise  
FAILED along with a counterexample.

```

1 begin
2   Formulate a FWL effect function  $FWL[\cdot]$ 
3   Construct the plant interval set  $\mathfrak{P}$ , where  $\hat{N}_P(z) \in \mathfrak{P}$  and  $\hat{D}_P(z) \in \mathfrak{P}$ 
4   Obtain  $FWL[N_C(z)]$  and  $FWL[D_C(z)]$ 
5   Compute  $H_{fxp}(z)$  according to feedback or series configuration (cf. Eqs. (11)
   or (12)), i.e., a transfer function in fixed-point arithmetic
6   Compute  $H_{float}(z)$  according to feedback or series configuration (cf. Eqs. (11)
   or (12)), i.e., a transfer function in floating-point arithmetic
7   Calculate outputs from  $H_{fxp}(z)$  (i.e.,  $y_{fxp}(k)$ )
8   Calculate outputs from  $H_{float}(z)$  (i.e.,  $y_{float}(k)$ )
9   Compute the difference between the fixed- and floating-point outputs, i.e.,
    $E_d = y_{fxp}(k) - y_{float}(k)$ 
10  if  $E_d \leq e_b$  then
11    return SUCCESS (i.e., output quantization error is within a tolerable bound)
12  else
13    return FAILED and a counterexample (i.e., high output quantization
   error)
14  end
15 end
16 end

```

---

624 *4.5. Structured Uncertainties Description Example*

625 DSVerifier v2.0 supports only structured uncertainties. This version does not  
626 support the specification of unstructured uncertainties. Find below an example  
627 of specification of structured uncertainties via DSVerifier for a cruise control  
628 system, whose mechanical schematic is illustrated in Fig. 4.5. The nominal  
629 continuous time transfer function  $G(s)$  can be expressed as follows:

$$G(s) = \frac{1}{ms^2 + bs}. \quad (15)$$

630 Consider that the parameter mass ( $m$ ), and damping ratio ( $b$ ) are uncertain,  
631 such that  $m \in [1, 2]$  kg, and  $b \in [0.18, 0.22]$  N · s/m. The ZOH discretization is




Figure 8: A spring-mass-damping system.

632 obtained by:

$$G(z) = (1 - z^{-1}) \mathcal{Z} \left\{ \mathcal{L}^{-1} \left\{ \frac{G(s)}{s} \right\} \right\}, \quad (16)$$

633 where  $\mathcal{Z} \{ \cdot \}$  is the  $z$  transform and  $\mathcal{Z}^{-1} \{ \cdot \}$  is the inverse Laplace transform. Thus,  
634 the discrete model of Eq. (15) with sample time  $T = 0.5$  s is:

$$G(z) = \frac{\left( T - \frac{m}{b} + \frac{m}{b} e^{-\frac{T \cdot b}{m}} \right) z + \frac{m}{b} - e^{-\frac{T \cdot b}{m}} \left( \frac{b}{m} + T \right)}{bz^2 - b \left( 1 + e^{-\frac{T \cdot b}{m}} \right) z + b \cdot e^{-\frac{T \cdot b}{m}}}. \quad (17)$$

635 Substituting, the parameters and their interval, it is obtained the following  
636 interval system:

$$G(z) = \frac{b_1 z + b_2}{a_0 z^2 + a_1 z + a_2}. \quad (18)$$

$$b_1 \in [0.011, 0.027], \quad b_2 \in [3.9, 10.547],$$

$$a_0 \in [0.18, 0.22], \quad a_1 \in [-0.428, 0.345], \quad a_2 \in [0.164, 0.209]$$

Based on these intervals, the vectors  $\vec{A}$ ,  $\vec{B}$ ,  $\Delta \vec{p}_a \%$ , and  $\Delta \vec{p}_b \%$  can be computed, such that the elements of  $\vec{A}$  and  $\vec{B}$  are the mid point of the above intervals, and the elements of  $\Delta \vec{p}_a \%$  and  $\Delta \vec{p}_b \%$  are the percentage of deviation from midpoint to bounds of intervals. Then, the following vectors are obtained

$$\vec{A} = [0.2 \quad -0.386 \quad 0.186]$$

$$\vec{B} = [0.019 \quad 7.224]$$

$$\Delta \vec{p}_a \% = [10 \quad 10.834 \quad 11.729]$$

$$\Delta \vec{p}_b \% = [41.05 \quad 46.005]$$

637 With these parameters an ANSI-C input file may be written according to  
638 Figure 5.

#### 639 4.6. Illustrative Example

640 The methodology applied in this example follows the verification flow shown  
641 in Fig 4. Consider the plant model given by Eq. (19), which represents the  
642 pitch angle dynamics of an unmanned aerial vehicle (UAV) quadcopter system [64],  
643 and the digital controller given by Eq. (20), which was synthesised by  
644 DSSynth [44].

$$P(z) = \frac{N_P(z)}{D_P(z)} = \frac{-0.06875z^2}{z^2 - 1.696z + 0.7089}. \quad (19)$$

$$C(z) = \frac{N_C(z)}{D_C(z)} = \frac{-0.9983z^2 + 0.09587z + 0.1926}{z^2 + 0.5665z + 0.75}. \quad (20)$$

645 The general equation  $H(z)$  that represents the closed-loop system derived  
 646 from (19) and (20), using feedback configuration, is described by

$$H(z) = \frac{N_H(z)}{D_H(z)} = \frac{0.06863z^4 - 0.006591z^3 - 0.01324z^2}{1.069z^4 - 1.136z^3 + 0.4849z^2 - 0.8704z + 0.5317}. \quad (21)$$

647 As mentioned, representations regarding digital controller and plant are  
 648 needed. Therefore, by considering a fixed-point implementation  $\langle 8, 8 \rangle$ , which  
 649 corresponds to 8 bits for both integer and fractional parts, the resulting ANSI-  
 650 C file is shown in Fig. 9, with plant uncertainty of 0.5% (*i.e.*,  $\Delta \vec{p}_a \% = \Delta \vec{p}_b \% =$   
 0.005).

```

1 #include <dsverifier.h>
2
3 digital_system controller = {
4   .b = { -0.9983 , 0.09587, 0.1926 },
5   .b_size = 3,
6   .a = { 1, 0.5665, 0.75 },
7   .a_size = 3,
8   .sample_time = 2.000000e-01
9 };
10
11 implementation impl = {
12   .int_bits = 8,
13   .frac_bits = 8,
14   .max = 1.000000,
15   .min = -1.000000,
16   .max_error = 0.005
17 };
18
19 digital_system plant = {
20   .b = { -0.06875 },
21   .b_uncertainty = { 0.005 },
22   .b_size = 1,
23   .a = { 1, -1.696, 0.7089 },
24   .a_uncertainty = { 0.005 , 0.005 , 0.005 },
25   .a_size = 3,
26 };

```

Figure 9: Closed-loop system from Eqs. (19) and (20), described as an ANSI-C file.

651  
 652 In order to check stability with the mentioned file, DSVerifier *v2.0* must be  
 653 executed using the command line

```

654 dsverifier <file>.c --k-size <bound> --property
655 STABILITY_CLOSED_LOOP --CONNECTION-MODE feedback,

```

656 where  $\langle \text{file} \rangle .c$  is the ANSI-C file and  $\langle \text{bound} \rangle$  is the maximum loop unrolling  
 657 (which is set to 10, as default). By doing so, DSVerifier *v2.0* reports that the  
 658 system shown in Fig. 9 is stable. In order to validate and reproduce closed-loop  
 659 system stability, one can obtain the associated step response using MATLAB,  
 660 with command `dstep`, and then observe, in graph shown in Fig. 10, that the  
 661 system is, in fact, stable.

662 If DSVerifier is used to check LCO occurrence in a closed-loop system, the  
 663 digital system described in Fig. 9 might use DFI. By combining realization and  
 664 fixed-point implementation, we could invoke LCO verification with




Figure 10: Step response for Eq. (19), which describes a stable UAV quadcopter system.

```

665     dsverifier <file>.c --k-size <bound> --REALIZATION DFI
666     --CONNECTION-MODE FEEDBACK --property LIMIT_CYCLE_CLOSED_LOOP.

```

667 Then, DSVerifier would inform that this system presents LCO for initial  
668 states  $y_{-2} = -0.99609375$ ,  $y_{-1} = 0.0078125$ , and  $y_0 = 0.01171875$  and associ-  
669 ated constant inputs formed with  $x(k) = -0.015625$ , as described in Table 2.

n	$x(k)$	$y(k)$
1	-0.015625	-0.00390625
2	-0.015625	0.0078125
3	-0.015625	0.01171875
4	-0.015625	-0.00390625
5	-0.015625	0.0078125
6	-0.015625	0.01171875
7	-0.015625	-0.00390625
8	-0.015625	0.0078125
9	-0.015625	0.01171875
10	-0.015625	-0.00390625

Table 2: Counterexample for LCO verification, regarding the system in Fig. 9.

670 In addition, initial states and constant inputs are generated as non-deterministic  
671 values, by DSVerifier, and LCO is graphically represented in Fig. 11. Finally,  
672 in order to check output quantization error, the digital closed-loop system in  
673 Fig. 9 can be used with a different configuration, in order to better understand  
674 how FWL effects are able to impact a digital system implementation. For this  
675 illustrative example, we used a DFI realization, with 2-bit in its integer part,  
676 14-bit in its fractional one, and maximum error 0.005. Bu combining realiza-  
677 tion and fixed-point implementation, we can invoke output quantization error  
678 verification with

```

679     dsverifier <file>.c --k-size <bound> --REALIZATION DFI
680     --CONNECTION-MODE FEEDBACK --property
681     QUANTIZATION_ERROR_CLOSED_LOOP.

```




Figure 11: LCO event detected for the closed-loop system in Fig. 9.

682 As a consequence, DSVerifier returns output quantization error violation.  
 683 Regarding the associated counterexample, DSVerifier reveals its inputs and out-  
 684 puts, as described in Table 3, where  $y_{float}$  represents outputs in floating-point  
 685 and  $y_{fxp}$  in fixed-point arithmetic.

n	$x(k)$	$y_{fxp}(k)$	$y_{float}(k)$	error
1	-0,648437500000000	0,647335156250000	0,647368907928467	-0,000033751678467
2	-0,992858886718750	0,562289957470703	0,562372747837799	-0,000082790367096
3	0,997070312500000	-2,01948836503313	-2,01952749508780	0,000039130054670
4	0,315063476562500	0,312159331313241	0,312026103111179	0,000133228202062
5	-0,274230957031250	1,83378365467574	1,83386485931182	0,000133228202062
6	0,0626220703125000	-1,30108284791635	-1,30097064528742	-0,000112202628930
7	-0,553649902343750	-0,132378914595784	-0,132510583417806	0,000131668822022
8	0,138854980468750	0,871168458658317	0,871170006324547	-0,000001547666230
9	-0,346618652343750	-0,141524289462200	-0,141367224477051	-0,000157064985149
10	-0,298034667968750	-0,282161685942112	-0,282230138194609	<b>-0,009931547747503</b>

Table 3: Counterexample for output quantization error verification regarding the system in Fig. 9, with modified representation.

686 Moreover, inputs  $x(k)$  are generated as non-deterministic values by DSVer-  
 687 ifier and the error signal identified in its outputs is graphically represented in  
 688 Fig. 12.

## 689 5. Experimental Evaluation

690 This section is split into five parts. Firstly, in Section 5.1, we present all  
 691 benchmarks adopted for evaluating DSVerifier v2.0, then we describe the main  
 692 goals of our experiments in Section 5.2. Further, we describe the employed  
 693 setup in Section 5.3 and discuss experimental results through a performance  
 694 comparison, in Section 5.4. Finally, in Section 5.5, we apply DSValidator [65] to  
 695 reproduce and automatically validate the counterexamples generated for each  
 696 experiment.

697 **Availability of Data and Tools.** All benchmarks, tools, and results for  
 698






Figure 12: Output quantization error event detected for the closed-loop system represented by Eq. 21.

699 this evaluation are available on a supplementary web page<sup>7</sup>.

### 700 5.1. Benchmark Description

701 Our experimental evaluation consists of a set of fourteen closed-loop systems, shown in Table 10, ranging from first up to eighth order [2, 32, 43]. The  
702 first benchmark, which is represented by controller  $C_1$  and plant  $G_1$ , with  $0.2ms$   
703 of sample time, uses a discrete model for a cruise-control system of a car and  
704 accounts for rolling friction, aerodynamic drag, and gravitational disturbance  
705 force [66]. The second one, which is represented by controller  $C_2$  and plant  $G_2$ ,  
706 with a sample time of  $2ms$ , describes a discrete model of a DC motor [67]. The  
707 third one, which is represented by controller  $C_3$  and plant  $G_3$ , with sample time  
708  $0.01s$ , represents a discrete model of a DC servo-motor velocity dynamics [68].  
709 The fourth benchmark, which is represented by controller  $C_4$  and plant  $G_4$ ,  
710 with a sample time of  $0.02s$ , contains a well-studied discrete non-minimal phase  
711 model that normally provides additional difficulties, when designing stable con-  
712 trollers [69]. The fifth benchmark, which is represented by controller  $C_5$  and  
713 plant  $G_5$ , with a sample time of  $2ms$ , describes a discrete model for a helicopter  
714 longitudinal motion [70]. The sixth one, which is represented by controller  $C_6$   
715 and plant  $G_6$ , with a sample time of  $2ms$ , contains a discrete model for the  
716 well-known inverted pendulum that describes a pendulum dynamics with its  
717 center of mass above its pivot point [70]. The seventh benchmark, which is  
718 represented by controller  $C_7$  and plant  $G_7$ , with a sample time of  $0.001s$ , uses  
719 a discrete model for satellite attitude dynamics that requires attitude control  
720 for orientation of antennas and sensors w.r.t. Earth [70]. The eighth bench-  
721 mark, which is represented by controller  $C_8$  and plant  $G_8$ , with a sample time  
722 of  $0.001s$ , considers a discrete model for a simple spring-mass damper plant [71].  
723

<sup>7</sup><http://dsverifier.org/>

724 The ninth benchmark, which is represented by controller  $C_9$  and plant  $G_9$ , with  
725 a sample time of  $2ms$ , in turn, contains a magnetic suspension discrete model  
726 that describes the dynamics of a mass that levitates with support only of a mag-  
727 netic field [70]. The tenth one, which is represented by controller  $C_{10}$  and plant  
728  $G_{10}$ , with a sample time of  $2ms$ , contains a computer tape-driver discrete model  
729 that describes a system able to read and write data from a storage device [70].  
730 One may notice that all digital controllers mentioned so far were obtained with  
731 DSSynth [45]. Finally, the last four benchmarks, which are represented by con-  
732 trollers  $C_{11}$ ,  $C_{12}$ ,  $C_{13}$ , and  $C_{14}$ , and plants  $G_{11}$ ,  $G_{12}$ ,  $G_{13}$ , and  $G_{14}$ , respectively,  
733 consist of digital systems extracted from Keel *et al.* [2] and Bessa *et al.* [32].

734 For all benchmarks, input signal ranges lie between  $-1$  and  $1$ , when verify-  
735 ing LCO and quantization-error properties. Among the discretization methods  
736 available in literature [70], we considered the sample-and-hold processes for com-  
737 plex systems, *i.e.*, the discrete-time plant models in Table 10 were obtained by  
738 computing discrete-pulse transfer functions from original continuous models.

### 739 5.2. Objectives

740 DSVerifier *v2.0* checks properties of closed-loop control systems, *i.e.*, stabil-  
741 ity, output quantization error, and LCO. In summary, our experimental evalu-  
742 ation aims to answer two research questions:

743 **RQ1 (performance)** Is our BMC tool able to check violations related to sta-  
744 bility, LCO, and output quantization error in closed-loop systems with  
745 uncertainty, in a reasonable amount of time?

746 **RQ2 (sanity check)** Is the proposed verification sound and can its counterex-  
747 ample reproducibility be confirmed by an external tool?

### 748 5.3. Experimental Setup

749 The present study employed DSVerifier *v2.0* to check the fourteen closed-  
750 loop control systems described in Section 5.1. The related experiments were  
751 based on 3 different implementations (*i.e.*, 8-, 16-, and 32-bit) and 3 different  
752 realization forms (*i.e.*, Direct-Form I, Direct-Form II, and Transposed Direct-  
753 Form II) [56]. In addition, we verified each benchmark regarding uncertainties  
754 of 0%, 0.5%, 1.5% and 5%, against 3 properties: stability, output quantization  
755 error, and LCO. In summary, we performed 924 experiments with DSVerifier  
756 *v2.0*, with CBMC *v5.8* [20] as the back-end model checker and MiniSAT [24] as  
757 the back-end solver.

758 The present experiments were executed on an otherwise idle computer with  
759 Intel Core i7 – 2600 3.40 GHz processor and 24 GB of random access memory,  
760 running Ubuntu 64-bit OS. All presented execution times are CPU times, *i.e.*,  
761 only time periods spent in allocated CPUs, which were measured with the `times`  
762 system call (POSIX system), while the execution-time limit was set to 3600s.

763 It is worth noticing that all computations are performed in true fixed-point  
764 arithmetic, through format  $\langle I, F \rangle$ , which includes coefficients, operands, and  
765 operation results. Firstly, we convert coefficients to fixed-point format and  
766 then all following operations are also performed in fixed-point, until outputs are  
767 found.

768 *5.4. General Results and Discussion*

769 In order to answer **RQ1**, we have carried out experiments based on our set  
770 of benchmarks (*cf.* Section 5.1), according to the setup description presented in  
771 Section 5.3. In general, uncertainty bounds depend on specific applications and  
772 on uncertain physical parameters of plants (*e.g.*, masses, lengths, viscosity, and  
773 stiffness). As a consequence, the realistic uncertainty bounds used in our exper-  
774 iments were carefully chosen, in order to properly evaluate the DSVerifier *v2.0*'s  
775 effectiveness. Regarding the stability property, we have 168 closed-loop system  
776 implementations, and DSVerifier *v2.0* returned that 58 of them are stable, while  
777 110 are unstable (see Fig. 13).

778 LCO and output quantization error properties have been verified only in  
779 stable closed-loop system implementations<sup>8</sup> with uncertainties of 0%, 0.5% and  
780 1.5%. Indeed, we avoided higher percentages of uncertainty on those exper-  
781 iments (*e.g.*, >5%), since they dramatically increase associated state spaces,  
782 which typically leads to longer verification times, which then makes our ap-  
783 proach susceptible to timeouts. If a verification procedure takes a long time to  
784 find a solution, a timeout could be reached, our verification would not finish,  
785 and, as a consequence, results associated to an employed uncertainty level might  
786 not be conclusive. In addition, we have further performed experiments only on  
787 stable implementations, since unstable ones are inherently susceptible to LCO  
788 and output quantization error.

789 Regarding systems implemented with a precision of 8 bits, we have verified  
790 10 stable implementations with 3 different realizations, *i.e.*, 30 verifications. For  
791 the ones implemented with 16 bits, we have checked 16 stable implementations  
792 with 3 different realizations, *i.e.*, 48 verifications. Finally, for those implemented  
793 with 32 bits, we have evaluated 21 stable implementations with 3 different re-  
794 alizations, *i.e.*, 63 verifications. In summary, we have verified 114 benchmarks  
795 for output quantization error and LCO, which led to 228 experiments. Regard-  
796 ing all chosen properties, we have checked a total of 396 closed-loop system  
797 implementations, with DSVerifier *v2.0*.


798 In general, we have obtained that 35% of our controllers are stable, while  
799 65% are unstable. Among our stable controllers, we have checked that 66% of  
800 the chosen implementations presented LCO, 48% output quantization error, and  
801 11% timed out during verification. The highest times in LCO and output quan-  
802 tization error verification procedures are explained by the inherent complexity  
803 of their associated algorithms, with non-deterministic initial states, (constant)  
804 inputs, and oscillation periods. Despite that, output quantization error verifica-  
805 tion procedures were concluded for 91% of the chosen benchmarks, while LCO  
806 and stability ones were concluded for all of them.

807 *5.4.1. Stability Occurrence Discussion*


808 For the stability verification (see Fig. 13), 110 (65%) implementations failed  
809 (*i.e.*, unstable closed-loop systems). In particular, 8 and 16-bit implementations  
810 produced more than 50% of unstable systems; importantly, the same systems  
811 turned from failure to success when implemented in 32 bits of precision. Here,  
812 we can clearly see the impact of FWL effects, according to the number of bits  
813 used in a specific implementation. In addition, if implementations are combined

---


<sup>8</sup>All stable benchmarks are listed at <http://ssvlab.hussama.io/dsverifier/benchmarks/jss-benchmarks/>



(a) 8 bits.



(b) 16 bits.



(c) 32 bits.

Figure 13: Stability verification results, whereas (13a), (13b), and (13c) correspond to experiments run on digital systems with precisions of 8, 16, and 32 bits, respectively.

814 with an uncertainty of 5%, failures are higher when compared with uncertainties  
 815 of 0%, 0.5%, and 1.5%, which states that the disturbance related to uncertainties  
 816 heavily influence stability of a closed-loop system.

817 Furthermore, one may notice, in Fig. 13, that more than 70% of the con-  
 818 trollers implemented with 8 bits are unstable, for each uncertainty. For the ones  
 819 implemented with 16-bit precision, experimental results show that the number of  
 820 stable controllers increases. Finally, regarding 32-bit implementations, at least

821 50% of the associated controllers are stable for uncertainties of 0.0%, 0.5%, and  
 822 1.5%. Therefore, one may conclude that when the number of bits is increased,  
 823 the number of stable systems increases as well, due to better precision.

824 According to the experimental results, the closed-loop system ( $H_4$ ), which  
 825 is composed by controller  $C_4$  (Eq. (22)) and plant  $G_4$  (Eq. (23)), presented  
 826 different verification results for different levels of uncertainty, *i.e.*, with 0%, it  
 827 was reported as stable; however, with 0.5%, the resulting one was reported as  
 828 unstable. Regarding such a system,

$$C_4 = \frac{b_3 z^3 + b_2 z^2 + b_1 z + b_0}{a_3 z^3 + a_2 z^2 + a_1 z + a_0}, \quad (22)$$

829 where  $b_3 = -0.580535888671875$ ,  $a_3 = 0.7188720703125$ ,  $b_2 = 0.9197692871093$   
 830  $75$ ,  $a_2 = -0.38751220703125$ ,  $b_1 = 0.11871337890625$ ,  $a_1 = -0.415924072265625$ ,  
 831  $b_0 = -0.951934814453125$ , and  $a_0 = 0.437286376953125$ , and

$$G_4 = \frac{-0.01285z^2 + 0.02582z - 0.01293}{z^3 - 2.99z^2 + 2.983z - 0.9929}. \quad (23)$$

832 Based on a fixed-point implementation  $\langle 3, 5 \rangle$ , with 3 bits in its integer part  
 833 and 5 in its fractional one, DSVerifier *v2.0* returns *stable*, when considering an  
 834 uncertainty of 0% (see Fig. 14); however, it returns *unstable*, for an uncertainty  
 835 of 0.5% (see Fig. 15), which means poles of that system are placed on the outside  
 836 part of the unitary circle. Indeed, if one plots a zeros and poles map of  $H_4$ , in  
 837 order to check stability and considering each uncertainty, it becomes clear that  
 838 the results found in the experiments are reproducible (the *stable* one is shown  
 839 in Fig. 14 and the *unstable* one in Fig. 15).




Figure 14: Zeros and Poles Map of the closed-loop system  $H_4$ , with 0% of uncertainty.

840 As a consequence, one could say, as general conclusion, that a good way  
 841 of dealing with uncertainty is to use as many bits as possible, in any digital-  
 842 controller fixed-point implementation.

#### 843 5.4.2. LCO Occurrence Discussion

844 Regarding the LCO experiments (see Fig. 16), only 39 implementations did  
 845 not present LCO (*i.e.*, 34%), according to DSVerifier *v2.0*. In fact, Fig. 16






Figure 15: Zeros and Poles Maps of the closed-loop system  $H_4$ , with 0.5% of uncertainty.

846 summarizes the obtained verification results for the LCO property, which show  
 847 that 76% of our controllers presented LCO, when using 8-bit implementations.  
 848 In particular, for DFII realizations, more than 50% of our controllers did not  
 849 present LCO, which means that, for our set of benchmarks, DFII realizations  
 850 presented better results, when compared with DFI and TDFII ones, in order  
 851 to avoid LCO occurrence in closed-loop systems. Indeed, DFI and TDFII real-  
 852 izations present less nodes to check any overflow than that of DFII realization,  
 853 which represents less quantization operations performed during computations.  
 854 As a consequence, DFII realization needs to handle with overflows in more than  
 855 one node, which could be by saturation or wrap-around mode. If an over-  
 856 flow is detected during the computation for DFI and TDFII realizations, the  
 857 output is automatically influenced by this overflow, while DFII realization per-  
 858 forms one more step to avoid overflow during the computation (by saturation or  
 859 wrap-around). In our experiments, the overflow is avoided by employing wrap-  
 860 around mode. As a result, for our set of benchmarks (which is very specific for  
 861 our study), DFII realization presented less LCO occurrences in some closed-loop  
 862 systems than that of DFI and TDFII realizations, and then, the results for DFII  
 863 realization are better than that of DFI and TDFII realizations. When we used  
 864 16-bit implementations, our results showed that 72% of our controllers failed for  
 865 the LCO property and we have also noticed that the ones not presenting LCO,  
 866 in 8-bit forms, are the same in 16-bit ones, which means that 8 bits would be  
 867 enough for them. Finally, for 32-bit implementations, 70% of our controllers  
 868 failed for the LCO property and the number of correct DFII realizations in-  
 869 creased, when compared with elements designed with 8 bits (more controllers  
 870 did not present LCO). In particular, we noticed that when changing from DFI  
 871 to DFII (or TDFII), LCO occurrences were not identified in some controllers.  
 872 In addition, when we configured our verification procedures with uncertainty  
 873 of 1.5%, for 16-bit implementations, all controllers presented LCO, according  
 874 to DSVerifier *v2.0*. We also noticed that controllers  $H_2$  and  $H_9$  that did not  
 875 present LCO, with 8 bits, are the same as those that did not present LCO in  
 876 16-bit and 32-bit implementations, which means that, for our set of benchmarks,  
 877 the implemented controllers are appropriate to avoid LCO; however, those re-


878 sults are not transposable for all realization forms, because they are very specific  
 879 for DFII and TDFII realizations, no matter the adopted uncertainty level.



(a) 8 bits.



(b) 16 bits.



(c) 32 bits.

Figure 16: LCO verification results.

880 In particular, we have noticed that the closed-loop system  $H_2$  presented LCO  
 881 for a 8-bit format and DFI realization, with initial states  $y_{-2} = -0.9921875$ ,  
 882  $y_{-1} = -0.9921875$ , and  $y_0 = -0.21875$ , while, for DFII and TDFII, it did not  
 883 present LCO. One may notice that the LCO occurrence detected for closed-loop  
 884 system  $H_2$  is classified as a granular one, because the difference between the  
 885 maximum (*i.e.*,  $-0.171875$ ) and minimum (*i.e.*,  $-0.1875$ ) amplitudes is only in

886 fractional parts, and also due to the constant input, which was 0.375. Fig. 17  
 887 shows the LCO occurrence in closed-loop system  $H_2$ . As already mentioned, the  
 888 value computed for the constant input was 0.375, which was obtained with a non-  
 889 deterministic approach. Finally, the same closed-loop system ( $H_2$ ) implemented  
 890 in DFII realization form and under the same input is LCO-free, as can be seen  
 891 in Fig. 18.




Figure 17: Closed-loop system  $H_2$  with LCO violation in DFI realization.




Figure 18: Closed-loop system  $H_2$  without LCO in DFII realization.

892 In LCO verification, we also noticed that the chosen implementations took  
 893 a reasonable amount of time. Some closed-loop systems are eighth-order ones,  
 894 which means that many non-deterministic initial states are considered and there  
 895 are more arithmetic operations, which consequently increases the model check-  
 896 ing procedures' computational cost. In fact, LCO verifications tend to take  
 897 longer than stability ones, due to their algorithmic complexity, *i.e.*, a search  
 898 for persistent oscillations in a system's output, based on combinations of non-  
 899 deterministic constant input, initial states, and oscillation window size. As a  
 900 conclusion, for our set of benchmarks, we have checked that the appropriate im-  
 901 plementation should use DFII realization and 32-bit implementations, in order  
 902 to avoid LCO.



903 *5.4.3. Output Quantization Error Occurrence Discussion*

904 For the quantization error verification (see Fig. 19), we obtained that 47  
 905 implementations (*i.e.*, 41%) did not present quantization error, 13 timed out  
 906 (*i.e.*, 11%), and 54 (*i.e.*, 48%) failed. In fact, Fig. 19 summarizes the obtained  
 907 verification results for the output quantization error property, which shows that  
 908 100% of our controllers did not presented quantization error for DFII realiza-  
 909 tion, with all bits implementation (*i.e.*, 8-bit, 16-bit, and 32-bit) and regarding  
 910 all uncertainty levels, which means that, for our set of benchmarks, the DFII  
 911 realization is the suitable one, in order to avoid output quantization error. In  
 912 addition, when we increased the number of bits from 8 to 16 and 32, our set  
 913 of benchmarks were more susceptible to timeouts, which represented 11% of  
 914 them. The maximum allowed error ( $E_d$ ) adopted for our set of experiments was  
 915 defined as 0.05, which was chosen according to usual admissible errors in real  
 916 systems.

917 Assuming closed-loop system  $H_2$ , *i.e.*, controller  $C_2$ , and plant  $G_2$ , as rep-  
 918 resented in Eqs. (24) and (25), respectively, which are given as

$$C_2 = \frac{-0.3466796875z + 0.015625}{0.5z^2 + 0.19921875z} \quad (24)$$

919 and


$$G_2 = \frac{0.1898z + 1.8027e^{-4}}{z^2 - 0.9012z - 1.0006e^{-16}} \quad (25)$$

920 and were implemented with 8 bits (*i.e.*, 1-bit for its integer part and 7-bit for  
 921 its fractional one) and 0% of uncertainty, we were able to notice that, across  
 922 different realizations (*i.e.*, DFI and TDFII), the same closed-loop system pre-  
 923 sented output quantization error violations. In DFII,  $H_2$  presented no output  
 924 quantization error violation, which means that implementing it with a DFII  
 925 realization makes output quantization error effects not significantly detectable,  
 926 according to our adopted bounds and experiments. For that specific realization  
 927 (DFII), we noticed that its structure is the most suitable approach, for our set  
 928 of benchmarks; however, other studies in literature concluded that there are  
 929 also fewer output quantization error occurrences for other structures, such as  
 930 cascade and parallel ones [72]. For our set of benchmarks, which is based on  
 931 real system controllers, we have found that DFII realization could be employed  
 932 as a base structure for usual implementations, while possible bit formats would  
 933 then be explored.


934 Table 4 shows the output from the output quantization error verification  
 935 for the mentioned experiment, using DFI, while Table 5 shows that in TDFII  
 936 realization. As can be seen for DFI and TDFII, there is presence of quantization  
 937 error in the produced outputs, which means that  $y_{fxp}(k) - y_{float}(k)$  is larger than  
 938 the maximum error allowed ( $E_d$ ), *i.e.*, 0.05. The produced error is represented  
 939 in Fig. 20, for DFI, and in Fig. 21, for TDFII.

940 In our experiments, as already mentioned, the maximum allowed error  $E_d$   
 941 was defined as 0.05. In practice, it heavily depends on applications; in partic-  
 942 ular, on its specification. In fact, in Table 4 (*i.e.*, results for DFI realization),  
 943 detection occurred when  $n = 2$ , which produced error larger than  $E_d$ .


944 In addition, in Table 5 (*i.e.*, realization results with TDFII), detection  
 945 occurred when  $n = 4$ , which produced error larger than  $E_d$ . In fact, as already  
 946 mentioned, when using DFII realization form, closed-loop system  $H_2$  does not



(a) 8 bits.



(b) 16 bits.



(c) 32 bits.

Figure 19: Output quantization error verification results.

947 contain quantization error, as can be seen in Table 6, with fixed- and floating-  
 948 point arithmetic.

949 Finally, for our set of benchmarks, we can conclude that the appropriate  
 950 implementation to be used is the DFII realization, in order to avoid output  
 951 quantization error.

n	$x(k)$	$y_{fxp}(k)$	$y_{float}(k)$	error
1	-0,7187500000000000	0	0	0
2	-1	0,505371093750000	0,498352500000000	<b>0,07001859375000002</b>
3	-0,0937500000000000	0,483253479003906	0,472335492400000	0,0109179866039063
4	-0,5234375000000000	-0,154102921485901	-0,154444853591856	0,000341932105955123
5	0,7031250000000000	0,425308758392930	0,421537944965139	0,00377081342779090
6	0,6484375000000000	-0,676878421247238	-0,671833750666910	-0,00504467058032820
7	-0,2421875000000000	-0,169554327637798	-0,159942529134276	-0,00961179850352123
8	0,9765625000000000	0,256783917046015	0,251914298183261	0,00486961886275361
9	-0,9921875000000000	-0,794520084783600	-0,785050467343139	-0,00946961744046093
10	1	1,03850882218109	1,03125621133320	0,00725261084789342

Table 4: Output samples from the output quantization error verification for the second benchmark, in DFI realization.

n	$x(k)$	$y_{fxp}(k)$	$y_{float}(k)$	error
1	-0,1953125000000000	0	0	0
2	0,0078125000000000	0,137329101562500	0,135421875000000	0,00190722656250000
3	-1	-0,0652408599853516	0,065477882500000	0,000237022514648438
4	0,0078125000000000	0,728853851556778	0,719693148128300	<b>0,09016070342847797</b>
5	-0,8828125000000000	-0,321451699826866	-0,323421412940240	0,00196971311337346
6	0	0,746538749932370	0,741215043396909	0,00532370653546055
7	0,5468750000000000	-0,319204589817332	-0,322917612516065	0,00371302269873258
8	-0,9453125000000000	-0,259832191477605	-0,250517956469099	-0,00931423500850548
9	0,9843750000000000	0,783259645108439	0,772348093325548	0,0109115517828915
10	0	-1,02764048637048	-1,01980163992963	-0,00783884644085298

Table 5: Output samples from the output quantization error verification for the second benchmark, in TDFII realization.




Figure 20: Closed-loop system  $H_2$  with output quantization error in DFI realization.

#### 952 5.4.4. Verification Efficiency Discussion

953 It is important to elaborate on verification efficiency. The mean time (disregarding timeouts) spent for verifying a closed-loop system is around 5.5 hours  
954 ( $\sigma = 2.1h$ ) for stability, 13.5 hours ( $\sigma = 2.2h$ ) for LCO, and 14.3 hours  
955 ( $\sigma = 5.3h$ ) for output quantization error.

956 One may notice that high standard deviation regarding verification times  
957 indicate that the time spent in a successful verification is much longer than what  
958 is necessary to find a violation, *i.e.*, the time spent to achieve a failure result with  
959




Figure 21: Closed-loop system  $H_2$  with output quantization error in TDFII realization.

n	$x(k)$	$y_{fp}(k)$	$y_{float}(k)$	error
1	-0,007812500000000000	0	0	0
2	-0,500000000000000000	0,00549316406250000	0,00541687500000000	7,62890625000002e-05
3	-0,015625000000000000	0,349172592163086	0,344277559700000	0,00489503246308592
4	-0,882812500000000000	-0,141034215688705	-0,141965200886868	0,000930985198162565
5	-0,109375000000000000	0,675330748315901	0,668183208391364	0,00714753992453698
6	-0,773437500000000000	-0,214484667310899	-0,217982558176455	0,00349789086555624
7	-0,335937500000000000	0,624188346605820	0,619705626729827	0,00448271987599314
8	1	-0,0317874400803984	-0,0381598067892321	0,00637236670883379
9	-1	-0,701206078093594	-0,688653653457898	-0,0125524246356961
10	-0,796875000000000000	1,00828362425531	0,998997161683765	0,00928646257154542

Table 6: Output samples from the output quantization error verification for the second benchmark, in DFII realization.

960 a model checking procedure, which was already expected, since BMC [20] needs  
 961 to explore all paths in C code, in order to conclude that there is no violation.  
 962 In general, the total time spent to find all violations, in our set of benchmarks,  
 963 was 21.9 hours, for stability verification, and 40.4 hours, for LCO verification.  
 964 Regarding output quantization error verification, the total time spent to find  
 965 all violations, in our benchmarks, was 42.8 hours.

966 In general, LCO and output quantization error verification times take longer  
 967 than stability ones, as shown in Table 8, due to the fact that the output quanti-  
 968 zation error and LCO algorithms are much more complex and consider all possi-  
 969 ble initial states, constant inputs, and oscillation periods. It is worth noticing  
 970 that some of the benchmarks employed in our verification procedures present  
 971 orders greater than eight; indeed, it is the first time that DSVerifier works with  
 972 verification of such high-order systems [11, 31, 32]. In addition, the output  
 973 quantization error verification presented more timeout events, which represent  
 974 11% of our benchmarks, due to the complexity of the associated algorithm and  
 975 the high-order systems used in our benchmarks.

976 Moreover, C code used during our experiments had a size of 13573 lines,  
 977 and we have also recorded the size of SAT/SMT formulae for each benchmark,  
 978 during our experiments, as can be seen in Table 7. In particular, our experiments  
 979 showed that size for SAT/SMT formulae increases if uncertainty is considered  
 980 in verification procedures of closed-loop systems.

System	Without Uncertainty	With Uncertainty
$H_1$	1277244 variables, 4321669 clauses	1727643 variables, 8266646 clauses
$H_2$	1722172 variables, 5241322 clauses	2360240 variables, 11329867 clauses
$H_3$	3253587 variables, 6125808 clauses	5338240 variables, 26248761 clauses
$H_4$	1844814 variables, 7139887 clauses	2895533 variables, 14736433 clauses
$H_5$	2472803 variables, 5962070 clauses	3195781 variables, 14218084 clauses
$H_6$	1856178 variables, 5665784 clauses	2376520 variables, 11391401 clauses
$H_7$	1434076 variables, 5099746 clauses	2627499 variables, 13020009 clauses
$H_8$	1630051 variables, 4656029 clauses	2218405 variables, 10479693 clauses
$H_9$	2764042 variables, 5148166 clauses	3472051 variables, 15715523 clauses
$H_{10}$	1179154 variables, 4403589 clauses	1714830 variables, 8254551 clauses
$H_{11}$	1434491 variables, 5240815 clauses	1985506 variables, 9825689 clauses
$H_{12}$	1831898 variables, 6647088 clauses	2608707 variables, 13128360 clauses
$H_{13}$	2637406 variables, 8339858 clauses	3257443 variables, 16232626 clauses
$H_{14}$	3219849 variables, 8736102 clauses	4037904 variables, 20407908 clauses

Table 7: Size of SAT/SMT formulae for each employed benchmark.

981 One may notice that, although software model checking has been experi-  
982 encing significant progress in the last two decades, one major bottleneck for its  
983 practical applications remains being scalability. In particular, BMC is a promis-  
984 ing approach to check digital control systems [32], but its application for refut-  
985 ing properties in large instances is still limited by its resource requirements [31].  
986 That happens when BMC techniques unwind all loops, up to their given max-  
987 imum bound or completeness threshold [73], which is typically infeasible when  
988 checking some realistic control systems. In this study, we have proposed an  
989 encoding approach able to be efficiently handled by underlying SMT solvers,  
990 *e.g.*, use of Jury’s Criteria for stability check, which does not depend on bound  
991  $k$ , and fixed-point arithmetic for computation modeling. We have also investi-  
992 gated the application of  $k$ -induction and abstract interpretation techniques,  
993 in combination with BMC procedures in previous work [74]; however, we were  
994 still unable to scale our verification engine to larger instances. Nonetheless, in  
995 our experiments, an unwinding bound ( $k$ ) of 10 was enough for finding most  
996 property violations. In particular, this value was empirically determined, by  
997 considering different orders and realization forms (*e.g.*, direct and delta) of digi-  
998 tal controllers. Although this approach is an under-approximation, we have not  
999 encountered any problems in our benchmarks.

1000 In order to prove that our controllers are safe for any depth  $k$ , we have ap-  
1001 plied a state-of-the-art  $k$ -induction algorithm to both falsify and prove safety  
1002 properties in digital controllers; however, our experiments were inconclusive,  
1003 since this  $k$ -induction algorithm was unable to prove safety for all reachable  
1004 states of the controllers, *i.e.*, that procedure did not terminate, possibly due  
1005 to large a state-space exploration. Indeed, the employed  $k$ -induction algorithm  
1006 was able to find the same property violations (with the respective counterex-  
1007 amples) as with plain BMC procedure; however, it tends to consume more time  
1008 and memory. There are verification tools (*e.g.*, Impara [75]) that implement  
1009 the interpolation and SAT-based model checking approach described by McMil-  
1010 lan [76], but as we have observed over the last years, in the international software  
1011 verification competition (SV-COMP), that algorithm does not seem to produce  
1012 better results, when compared with the  $k$ -induction approach. We were able to  
1013 further investigate a “property-based reachability” (or IC3) procedure for safety  
1014 verification of digital controllers, but we have not found any software tool that

1015 is publicly available for verifying safety properties in full C programs, via IC3.

Uncertainty/Property	Stability	Limit-Cycle	Quantization Error
0.0%	2,3h	16,0h	8,7h
0.5%	6,1h	12,7h	14,9h
1.5%	6,4h	11,8h	19,2h
5.0%	7,1h	-	-

Table 8: Mean-time results for verification of each uncertainty level.

1016 *5.5. On the Validation of DSVerifier’s Results*

1017 In order to answer RQ2, we have performed validation regarding results  
 1018 produced by DSVerifier v2.0, through reproduction of the counterexamples gen-  
 1019 erated for each failed verification and confirmation of final results. The main  
 1020 purpose of the employed tool, names as DSValidator [65], is to automatically  
 1021 check whether a given counterexample, provided by DSVerifier, is reproducible  
 1022 or irreproducible. Indeed, it is able to reproduce counterexamples generated by  
 1023 DSVerifier, by using typical MATLAB features. As a consequence, it is also suit-  
 1024 able for investigating digital system behavior, when considering implementation  
 1025 and FWL aspects. Thus, DSValidator supports automatic validation of results  
 1026 generated by DSVerifier. In addition, it takes into account implementation  
 1027 aspects, overflow mode (*i.e.*, saturate or wrap-around), and rounding approach  
 1028 (*i.e.*, floor or round). Currently, DSValidator is able to perform counterexample  
 1029 reproducibility for stability, minimum-phase, LCO, output quantization error,  
 1030 and overflow occurrences.

1031 In DSValidator, when we employ the counterexample to reproduce the vi-  
 1032 olation that has been found by DSVerifier, we do not undo the discretization  
 1033 on the closed-loop system. In fact, we just take the closed-loop system that  
 1034 was previously discretized, employ the initial states and the inputs provided  
 1035 by the DSVerifier counterexample, and then apply all quantizations and fixed-  
 1036 point operations to compute the outputs by running the scripts inside MATLAB  
 1037 (DSValidator). If the outputs produced via simulation in MATLAB (DSValida-  
 1038 tor) are the same outputs produced by that of DSVerifier, then we can confirm  
 1039 that the result found by DSVerifier is indeed reliable and reproducible. Note  
 1040 that, during this procedure to compute the output in DValidator, we perform  
 1041 the same algorithm employed in DSVerifier, *i.e.*, we apply the same fixed-point  
 1042 representations, realization form, coefficients, and quantization procedure.

Property Evaluated	Reproducible	Irreproducible	Execution Time
Stability	110	0	0.50703 s
limit cycle	75	0	0.74359 s
Quantization Error	54	0	0.82934 s

Table 9: Reproducibility results for our set of benchmarks.

1043 According to Table 9, DSVerifier produced 110 stability, 54 output quantiza-  
 1044 tion error, and 75 LCO counterexamples. DSValidator was able to reproduce all  
 1045 DSVerifier’s counterexamples, which suggests that the latter is sound and reli-  
 1046 able. Nonetheless, output quantization error and LCO present high-complexity

1047 counterexamples, due to the enormous amount of states, which are generated to  
1048 reach a given violation, in closed-loop control systems. Even so, DSValidator is  
1049 able to quickly reproduce those counterexamples, *i.e.*, in less than one second,  
1050 since it just replays them with actual inputs and states over actual systems.  
1051 In addition, controllers that do not present LCO or quantization error, when  
1052 evaluated by DSVerifier, except for the ones present in the assembled test set,  
1053 whose results were validated by DSValidator, are not undoubtedly free from  
1054 violations, due to the depth that we have to employ for any verification, *i.e.*,  
1055  $k = 10$ .

### 1056 5.6. Threats to validity

1057 *Benchmark selection.* We reported an assessment of our approaches, over a  
1058 diverse set of real-world benchmarks. Nevertheless, that set of benchmarks is  
1059 limited within the scope of this paper and the obtained performance may not  
1060 be generalized to other groups.

1061 *Fixed-point implementation and realization.* Our experiments were com-  
1062 posed by different implementations (*i.e.*, 8, 16 and 32 bits) and realizations  
1063 (*i.e.*, DFI, DFII and TDFII), against four different uncertainty levels (*i.e.*, 0%,  
1064 0.5%, 1.5% and 5%). The purpose of this set of closed-loop system implementa-  
1065 tions was to emphasize that DSVerifier *v2.0* is able to check digital systems with  
1066 different fixed-point formats and realizations, while considering uncertainty. In  
1067 addition, with our results, we have been able to check how those three variables  
1068 influence closed-loop system performance, regarding sensibility to FWL effects  
1069 and violations related to LCO, output quantization error, and stability.

1070 *Noise-free model.* DSVerifier does not consider process or sensor noise in its  
1071 verification model. Nonetheless, noise-rejection ability is a consequence given  
1072 by Lemma 1fadali, as demonstrated by Fadali [1]. Furthermore, the effect of  
1073 noise in the output signal's dynamics can be investigated through DSVerifier,  
1074 by checking the noise sensitivity transfer function [70].

1075 *Numerical aspects.* One may notice that our experiments performed verifi-  
1076 cation with plant discrete-models, in order to investigate occurrence of viola-  
1077 tions, in closed-loop systems. In general, we use high precision for plants, *i.e.*,  
1078 floating-point arithmetic; however, FWL effects can still influence them, due to  
1079 the finite representation models designed for computers. Due to that limitation,  
1080 if there are small errors during computations, which were caused by FWL ef-  
1081 fects, our engine does not consider them. Further work includes use of interval  
1082 arithmetic [77, 78], in order to reduce numerical issues.

1083 *Correctness of our models.* The idea of encoding properties of digital control  
1084 systems into C programs has already been discussed in our previous work [31,  
1085 32], *i.e.*, how to convert realization forms into C code, and correctness of such  
1086 C models is actually a major issue. Consequently, the usefulness of our ap-  
1087 proach relies on the fact that our C models approximate original behaviours of  
1088 digital control systems. In that sense, all developed C models were manually  
1089 verified and exhaustively compared with original digital control systems, in or-  
1090 der to ensure the same behaviour. One may notice further that behaviors of  
1091 digital control systems are actually represented in C code, by using realization  
1092 forms [31] and native C functions (*e.g.*, *log*, *exp*, and *assert*). The soundness  
1093 proof for those native C functions, which are already supported by ESBMC, can  
1094 be found in Cordeiro *et al.* [16]. Although further proofs regarding soundness  
1095 of C models could be carried out, it represents a hard task, due to unbounded

1096 memory usage (*e.g.*, we do not know, in advance, the number of samples that  
1097 should be provided to a given digital system).

## 1098 6. Conclusions

1099 DSVerifier *v2.0* included novel verification methods w.r.t. its previous re-  
1100 lease, in order to allow engineers to perform closed-loop system verification [11].  
1101 In particular, DSVerifier *v2.0* is now able to consider hardware implementation  
1102 aspects during verification of fundamental properties of digital control systems,  
1103 which consists of digital controller and plant modeled by an uncertain discrete  
1104 transfer function. In this respect, DSVerifier *v2.0* is able to check stability and  
1105 occurrence of LCO in closed-loop systems, by using two loop configurations:  
1106 series and feedback. It is also able to compute the output of a closed-loop con-  
1107 trol system, while considering round-off and FWL effects, and compare that  
1108 with an near-ideal response (*i.e.*, with floating-point arithmetic), in order to  
1109 check whether output quantization error is within tolerable bounds. Lastly,  
1110 DSVerifier *v2.0* also uses state-of-the-art model checkers as its back-end, whose  
1111 efficiency and effectiveness were confirmed in recent competitions [28, 79]. Our  
1112 experimental evaluation suggests that DSVerifier *v2.0* can be considered as an  
1113 automated and reliable verification tool for improving digital control system  
1114 design, while considering both fragility and robustness aspects, which was not  
1115 true for previous verification approaches.

1116 In addition, we were able to verify, with DSVerifier *v2.0*, real-world closed-  
1117 loop systems with high-order, regarding different realizations, implementations,  
1118 and uncertainty levels. Indeed, for our set of benchmarks, we were able to eval-  
1119 uate closed-loop systems properties as stability (34.5% stable and 65.5% unsta-  
1120 ble), output quantization error (41% are quantization-error free, 11% timed out,  
1121 and 48% failed), and LCO (34% are LCO-free and 66% failed). Verification of  
1122 closed-loop systems were not previously supported by DSVerifier *v1.0* [11], and  
1123 now DSVerifier *v2.0* is able to not only verify previous properties supported for  
1124 open-loop systems, but also for closed-loop ones, while considering uncertainty.

1125 Our experimental results also showed that, when we implement a closed-loop  
1126 system in DFII realization, output quantization error occurrence is minimized,  
1127 which means that DFII could be employed as a default structure, in order to  
1128 avoid quantization error effects. Additionally, we were able to check that even for  
1129 unstable closed-loop systems, their implementations are still susceptible to FWL  
1130 effects, *i.e.*, they produce round-offs (limit-cycles) and output quantization error  
1131 violation. Finally, greater number of bits is also desirable for any representation,  
1132 because it helps mitigate FWL effects.

1133 In future work, DSVerifier will verify non-fragile and robust performance  
1134 and support a wide range of dynamic systems, in addition to linear and SISO  
1135 ones (*e.g.*, multiple-input multiple-output and non-linear systems), as well as  
1136 other types of representation (*e.g.*, state space) and realization forms (*e.g.*, Rho-  
1137 DFIIIT realization form [80]). In addition, reliability of controllers obtained via  
1138 non-fragile techniques will also be investigated. Thus, the proposed formal ver-  
1139 ification techniques will be applied to ensure correctness of fault diagnosis and  
1140 fault tolerant control system design. Note that other features related to process-  
1141 ing entities and implementation strategies could influence stability, such as cache  
1142 and pipeline structures, which could be encoded as properties to be checked by  
1143 DSVerifier and tackled in a more generic evaluation regarding worst-case exe-  
1144 cution time (WCET) analysis, in addition to FWL effects, but with the goal



1145 of checking closed-loop behavior maintenance. As a result, DSVerifier would  
 1146 be able to check processing capabilities, along with implementation strategies,  
 1147 which could lead to a generic framework for system verification and evaluation.  
 1148 Future versions of DSVerifier will support the linear fractional transform frame-  
 1149 work framework [81], in order to obtain a standard representation of control-loop  
 1150 configurations and uncertainty. Finally, we will also add a fixed-point format  
 1151 check to DSVerifier, with the goal of instantly suggesting representations suit-  
 1152 able to a given system's coefficient and their inherent dynamic range, which has  
 1153 the potential to shorten the verification effort.

## 1154 References

- 1155 [1] S. Fadali, A. Visioli, Digital Control Engineering: Analysis and Design,  
 1156 Elsevier/Academic Press, 2012.
- 1157 [2] S. Bhattacharyya, H. Chapellat, L. Keel, Robust Control: The Paramet-  
 1158 ric Approach, Prentice Hall PTR, 1995. doi:10.1016/S1474-6670(17)  
 1159 45891-5.
- 1160 [3] X. Zhao, L. Zhang, P. Shi, H. R. Karimi, Robust control of continuous-time  
 1161 systems with state-dependent uncertainties and its application to electronic  
 1162 circuits, IEEE Transactions on Industrial Electronics 61 (8) (2014) 4161–  
 1163 4170. doi:10.1109/TIE.2013.2286568.
- 1164 [4] L. H. Keel, S. P. Bhattacharyya, Robust, fragile, or optimal?, IEEE Trans-  
 1165 actions on Automatic Control 42 (8) (1997) 1098–1105. doi:10.1109/9.  
 1166 618239.
- 1167 [5] G. Yang, X. Guo, W. Che, W. Guan, Linear Systems: Non-Fragile Control  
 1168 and Filtering, Taylor & Francis, 2013.
- 1169 [6] R. Sakthivel, R. Sakthivel, P. Selvaraj, H. R. Karimi, Delay-dependent  
 1170 fault-tolerant controller for time-delay systems with randomly occurring  
 1171 uncertainties, International Journal of Robust and Nonlinear Control  
 1172 27 (18) (2017) 1–17. doi:10.1002/rnc.3849.
- 1173 [7] M. Mahmoud, Resilient Control of Uncertain Dynamical Systems, Springer,  
 1174 2004. doi:10.1007/b95075.
- 1175 [8] G. Yang, D. Ye, Reliable Control and Filtering of Linear Systems with  
 1176 Adaptive Mechanisms, CRC Press, 2010.
- 1177 [9] K. Åström, B. Wittenmark, Computer-controlled systems: theory and de-  
 1178 sign, Prentice Hall, 1997.
- 1179 [10] P. Tabuada, S. Caliskan, M. Rungger, R. Majumdar, Towards robustness  
 1180 for cyber-physical systems, IEEE Trans. on Automatic Control 59 (12)  
 1181 (2014) 3151–3163. doi:10.1109/TAC.2014.2351632.
- 1182 [11] H. Ismail, I. Bessa, L. C. Cordeiro, E. B. de Lima Filho, J. E. C. Filho,  
 1183 DsVerifier: A bounded model checking tool for digital systems, in: Model  
 1184 Checking Software - 22<sup>nd</sup> International Symposium, SPIN 2015, Stellen-  
 1185 bosch, South Africa, August 24-26, 2015, Proceedings, Springer, Cham,  
 1186 2015, pp. 126–131. doi:10.1007/978-3-319-23404-5\_9.

- 1187 [12] A. Anta, R. Majumdar, I. Saha, P. Tabuada, Automatic verification of  
1188 control system implementations, in: Proceedings of the 10<sup>th</sup> ACM Inter-  
1189 national Conference on Embedded Software, ACM, New York, NY, USA,  
1190 2010, pp. 9–18. doi:10.1145/1879021.1879024.
- 1191 [13] G. Simko, E. K. Jackson, A bounded model checking tool for periodic  
1192 sample-hold systems, in: Proceedings of the 17<sup>th</sup> International Conference  
1193 on Hybrid Systems: Computation and Control, ACM, New York, NY, USA,  
1194 2014, pp. 157–162. doi:10.1145/2562059.2562134.
- 1195 [14] A. David, G. Behrmann, K. Larsen, W. Yi, A tool architecture for the next  
1196 generation of UPPAAL, Lecture Notes in Computer Science 2757 (2003)  
1197 352–366. doi:10.1007/978-3-540-40007-3\_22.
- 1198 [15] L. De Moura, N. Bjørner, Satisfiability modulo theories: Introduction and  
1199 applications, Commun. ACM 54 (9) (2011) 69–77. doi:10.1145/1995376.  
1200 1995394.
- 1201 [16] L. Cordeiro, B. Fischer, J. Marques-Silva, SMT-Based Bounded Model  
1202 Checking for Embedded ANSI-C Software, IEEE Transaction on Software  
1203 Engineering 38 (4) (2012) 957–974. doi:10.1109/ASE.2009.63.
- 1204 [17] T. A. Davis, MATLAB Primer, CRC Press, 2010.
- 1205 [18] M. Inc., Fixed-point designer, [http://www.mathworks.com/help/  
1206 fixedpoint/index.html](http://www.mathworks.com/help/fixedpoint/index.html), accessed: 2017-11-10 (2017).
- 1207 [19] D. Kroening, J. Ouaknine, O. Strichman, T. Wahl, J. Worrell, Linear com-  
1208 pleteness thresholds for bounded model checking, in: Computer Aided Ver-  
1209 ification - 23rd International Conference, CAV 2011, Snowbird, UT, USA,  
1210 July 14-20, 2011. Proceedings, Vol. 6806 of Lecture Notes in Computer  
1211 Science, Springer, 2011, pp. 557–572.
- 1212 [20] D. Kroening, M. Tautschnig, CBMC - C bounded model checker - (com-  
1213 petition contribution), in: Tools and Algorithms for the Construction  
1214 and Analysis of Systems - 20<sup>th</sup> International Conference, TACAS 2014,  
1215 Held as Part of the European Joint Conferences on Theory and Prac-  
1216 tice of Software, ETAPS 2014, Grenoble, France, April 5-13, 2014. Pro-  
1217 ceedings, Springer, Berlin, Heidelberg, 2014, pp. 389–391. doi:10.1007/  
1218 978-3-642-54862-8\_26.
- 1219 [21] B. Dutertre, Yices 2.2, in: Computer Aided Verification - 26<sup>th</sup> International  
1220 Conference, CAV 2014 Held as Part of the Vienna Summer of Logic, VSL  
1221 2014, Vienna, Austria, July 18-22, 2014. Proceedings, Springer, Cham,  
1222 2014, pp. 737–744. doi:10.1007/978-3-319-08867-9\_49.
- 1223 [22] A. Cimatti, A. Griggio, B. J. Schaafsma, R. Sebastiani, The mathsat5 SMT  
1224 solver, in: Tools and Algorithms for the Construction and Analysis of Sys-  
1225 tems - 19<sup>th</sup> International Conference, TACAS 2013, Held as Part of the  
1226 European Joint Conferences on Theory and Practice of Software, ETAPS  
1227 2013, Rome, Italy, March 16-24, 2013. Proceedings, Springer, Berlin, Hei-  
1228 delberg, 2013, pp. 93–107. doi:10.1007/978-3-642-36742-7\_7.

- 1229 [23] C. Barrett, C. L. Conway, M. Deters, L. Hadarean, D. Jovanović, T. King,  
1230 A. Reynolds, C. Tinelli, Cvc4, in: Proceedings of the 23<sup>rd</sup> International  
1231 Conference on Computer Aided Verification, Springer-Verlag, Berlin, Hei-  
1232 delberg, 2011, pp. 171–177. doi:10.1007/978-3-642-22110-1\_14.
- 1233 [24] N. Eén, N. Sörensson, An extensible sat-solver, in: Theory and Appli-  
1234 cations of Satisfiability Testing, 6<sup>th</sup> International Conference, SAT 2003.  
1235 Santa Margherita Ligure, Italy, May 5-8, 2003 Selected Revised Pa-  
1236 pers, Springer, Berlin, Heidelberg, 2003, pp. 502–518. doi:10.1007/  
1237 978-3-540-24605-3\_37.
- 1238 [25] R. Brummayer, A. Biere, Boolector: An efficient smt solver for bit-vectors  
1239 and arrays, in: Proceedings of the 15<sup>th</sup> International Conference on Tools  
1240 and Algorithms for the Construction and Analysis of Systems: Held As Part  
1241 of the Joint European Conferences on Theory and Practice of Software,  
1242 ETAPS 2009, Springer-Verlag, Berlin, Heidelberg, 2009, pp. 174–177. doi:  
1243 10.1007/978-3-642-00768-2\_16.
- 1244 [26] L. De Moura, N. Bjørner, Z3: An Efficient SMT Solver, in: TACAS,  
1245 Springer-Verlag, Berlin, Heidelberg, 2008, pp. 337–340. doi:10.1007/  
1246 978-3-540-78800-3\_24.
- 1247 [27] H. F. Albuquerque, R. F. Araujo, I. V. de Bessa, L. C. Cordeiro, E. B.  
1248 de Lima Filho, Optce: A counterexample-guided inductive optimization  
1249 solver, in: SBMF, Vol. 10623 of LNCS, 2017, pp. 125–141. doi:10.1007/  
1250 978-3-319-70848-5\_9.
- 1251 [28] D. Beyer, Software verification and verifiable witnesses, in: Proceedings of  
1252 the 21<sup>st</sup> International Conference on Tools and Algorithms for the Con-  
1253 struction and Analysis of Systems - Volume 9035, Springer-Verlag, New  
1254 York, NY, USA, 2015, pp. 401–416. doi:10.1007/978-3-662-46681-0\_  
1255 31.
- 1256 [29] R. Istepanian, J. Whidborne, Digital Controller Implementation and  
1257 Fragility: A Modern Perspective, Advances in Industrial Control, Springer  
1258 London, 2001.
- 1259 [30] L. Jackson, J. Kaiser, H. McDonald, An approach to the implementation  
1260 of digital filters, IEEE Trans. Audio Electroacoust 34 (3) (1968) 413–421.
- 1261 [31] I. V. Bessa, H. I. Ismail, L. C. Cordeiro, J. E. Filho, Verification of  
1262 fixed-point digital controllers using direct and delta forms realizations,  
1263 Des. Autom. Embedded Syst. 20 (2) (2016) 95–126. doi:10.1007/  
1264 s10617-016-9173-5.
- 1265 [32] I. Bessa, H. Ismail, R. M. Palhares, L. C. Cordeiro, J. E. C. Filho, Formal  
1266 non-fragile stability verification of digital control systems with uncertainty,  
1267 IEEE Trans. Computers 66 (3) (2017) 545–552. doi:10.1109/TC.2016.  
1268 2601328.
- 1269 [33] B. Widrow, I. Kollár, Quantization Noise: Roundoff Error in Digital Com-  
1270 putation, Signal Processing, Control, and Communications, Cambridge,  
1271 2008.
- 1272 [34] R. Alur, Principles of Cyber-Physical Systems, The MIT Press, 2015.

- 1273 [35] A. Zutshi, S. Sankaranarayanan, J. V. Deshmukh, X. Jin, Symbolic-numeric  
1274 reachability analysis of closed-loop control software, in: Proceedings of  
1275 the 19<sup>th</sup> International Conference on Hybrid Systems: Computation and  
1276 Control, ACM, New York, NY, USA, 2016, pp. 135–144. doi:10.1145/  
1277 2883817.2883819.
- 1278 [36] R. Majumdar, I. Saha, K. Shashidhar, Z. Wang, CLSE: Closed-loop sym-  
1279 bolic execution, Proc. 4<sup>th</sup> Int'l Symposium on NASA Formal Methods,  
1280 LNCS 7226 (2012) 356–370. doi:10.1007/978-3-642-28891-3\_33.
- 1281 [37] M. Rungger, P. Tabuada, A notion of robustness for cyber-physical systems,  
1282 IEEE Transactions on Automatic Control 61 (8) (2016) 2108–2123. doi:  
1283 10.1109/TAC.2015.2492438.
- 1284 [38] B. Chou, T. Erkkinen, Converting models from floating point to fixed  
1285 point for production code generation, Matlab Digest, accessed: 2018-03-  
1286 21 (2008).
- 1287 [39] L. Keel, S. Bhattacharyya, Stability margins and digital implementation  
1288 of controllers, in: Proc. American Control Conference, Springer, London,  
1289 1998, pp. 2852–2856. doi:10.1109/ACC.1998.688377.
- 1290 [40] K. Vorobyov, P. Krishnan, Comparing model checking and static program  
1291 analysis: A case study in error detection approaches, in: Proc. Int'l Work.  
1292 on Systems Software Verification, IEEE, Vancouver, Canada, 2010, pp. 1–7.
- 1293 [41] P. Bauch, V. Havel, J. Barnat, Accelerating temporal verification of  
1294 simulink diagrams using satisfiability modulo theories, Software Quality  
1295 Journal 24 (1) (2014) 37–63. doi:10.1007/s11219-014-9259-x.
- 1296 [42] J. Barnat, P. Bauch, V. Havel, Temporal verification of simulink diagrams,  
1297 in: Proc. Int'l Symp. on High-Assurance Systems Engineering, IEEE, Dan-  
1298 vers, MA, 2014, pp. 81–88. doi:10.1109/HASE.2014.20.
- 1299 [43] A. Abate, I. Bessa, D. Cattaruzza, L. C. Cordeiro, C. David, P. Kesseli,  
1300 D. Kroening, E. Polgreen, Automated formal synthesis of digital controllers  
1301 for state-space physical plants, in: Computer Aided Verification - 29<sup>th</sup>  
1302 International Conference, CAV 2017, Heidelberg, Germany, July 24-28,  
1303 2017, Proceedings, Part I, Springer, Cham, 2017, pp. 462–482. doi:10.  
1304 1007/978-3-319-63387-9\_23.
- 1305 [44] A. Abate, I. Bessa, D. Cattaruzza, L. C. Cordeiro, C. David, P. Kesseli,  
1306 D. Kroening, Sound and automated synthesis of digital stabilizing con-  
1307 trollers for continuous plants, in: Proceedings of the 20<sup>th</sup> International  
1308 Conference on Hybrid Systems: Computation and Control, HSCC 2017,  
1309 Pittsburgh, PA, USA, April 18-20, 2017, ACM, New York, NY, USA, 2017,  
1310 pp. 197–206. doi:10.1145/3049797.3049802.
- 1311 [45] A. Abate, I. Bessa, D. Cattaruzza, L. Chaves, L. C. Cordeiro, C. David,  
1312 P. Kesseli, D. Kroening, E. Polgreen, Dssynth: an automated digital  
1313 controller synthesis tool for physical plants, in: Proceedings of the 32<sup>nd</sup>  
1314 IEEE/ACM International Conference on Automated Software Engineer-  
1315 ing, ASE 2017, Urbana, IL, USA, October 30 - November 03, 2017, IEEE,  
1316 Danvers, MA, 2017, pp. 919–924. doi:10.1109/ASE.2017.8115705.

- 1317 [46] A. Solar-Lezama, Program sketching, *STTT* 15 (5-6) (2013) 475–495. doi:  
1318 10.1007/s10009-012-0249-7.
- 1319 [47] F. R. Monteiro, Bounded model checking of state-space digital systems:  
1320 The impact of finite word-length effects on the implementation of fixed-  
1321 point digital controllers based on state-space modeling, in: *Proceedings of*  
1322 *the 2016 24<sup>th</sup> ACM SIGSOFT International Symposium on Foundations*  
1323 *of Software Engineering*, ACM, New York, NY, USA, 2016, pp. 1151–1153.  
1324 doi:10.1145/2950290.2983979.
- 1325 [48] M. Gevers, G. Li, *Parametrizations in control, estimation, and filtering*  
1326 *problems: accuracy aspects*, Communications and control engineering series,  
1327 Springer-Verlag, 1993.
- 1328 [49] M. Soliman, Robust non-fragile power system stabilizer, *International Journal of*  
1329 *Electrical Power and Energy Systems* 64 (2015) 626–634.
- 1330 [50] T. Hilaire, P. Chevrel, J. F. Whidborne, Finite wordlength controller reali-  
1331 sations using the specialised implicit form, *International Journal of Control*  
1332 83 (2) (2010) 330–346. doi:10.1080/00207170903160747.
- 1333 [51] R. Sakthivel, C. Wang, S. Santra, B. Kaviarasan, Non-fragile reliable  
1334 sampled-data controller for nonlinear switched time-varying systems, *Non-*  
1335 *linear Analysis: Hybrid Systems* 27 (2018) 62–76. doi:10.1016/j.nahs.  
1336 2017.08.005.
- 1337 [52] T. Hilaire, A. Volkova, Error analysis methods for the fixed-point imple-  
1338 mentation of linear systems, in: *IEEE Workshop on Signal Processing*  
1339 *Systems (SiPS)*, IEEE, Pacific Grove, CA United States, 2017, pp. 1–1.  
1340 doi:10.1109/ACSSC.2015.7421231.
- 1341 [53] A. Volkova, T. Hilaire, C. Lauter, Determining fixed-point formats for a  
1342 digital filter implementation using the worst-case peak gain measure, in:  
1343 *2015 49<sup>th</sup> Asilomar Conference on Signals, Systems and Computers*, IEEE,  
1344 Pacific Grove, CA United States, 2015, pp. 737–741. doi:10.1109/ACSSC.  
1345 2015.7421231.
- 1346 [54] E. Feron, From control systems to control software, *IEEE Control Systems*  
1347 30 (6) (2010) 50–71. doi:10.1109/MCS.2010.938196.
- 1348 [55] IEEE Computer Society, *IEEE standard for floating-point arithmetic*,  
1349 *IEEE Std 754-2008*, Aug 2008.
- 1350 [56] P. Diniz, S. Netto, E. D. Silva, *Digital Signal Processing: System*  
1351 *Analysis and Design*, Cambridge University Press, 2002. doi:10.1017/  
1352 CB09780511781667.
- 1353 [57] W. T. Padgett, D. V. Anderson, *Fixed-Point Signal Processing*, Morgan  
1354 and Claypool Publishers, 2009.
- 1355 [58] M. Joldes, J. Muller, V. Popescu, W. Tucker, CAMPARY: cuda multiple  
1356 precision arithmetic library and applications, in: *Mathematical Software -*  
1357 *ICMS 2016 - 5th International Conference*, Berlin, Germany, July 11-14,  
1358 2016, *Proceedings*, 2016, pp. 232–240.

- 1359 [59] P. S. Duggirala, M. Viswanathan, Analyzing real time linear control systems using software verification, in: 2015 IEEE Real-Time Systems Symposium, IEEE Press, Piscataway, NJ, USA, 2015, pp. 216–226. doi:10.1109/RTSS.2015.28.
- 1360  
1361  
1362
- 1363 [60] M. Y. R. Gadelha, L. C. Cordeiro, D. A. Nicole, Encoding floating-point numbers using the SMT theory in ESBMC: an empirical evaluation over the SV-COMP benchmarks, in: SBMF, Vol. 10623 of Lecture Notes in Computer Science, 2017, pp. 91–106. doi:10.1007/978-3-319-70848-5\_7.
- 1364  
1365  
1366  
1367
- 1368 [61] M. Y. R. Gadelha, H. I. Ismail, L. C. Cordeiro, Handling loops in bounded model checking of C programs via k-induction, STTT 19 (1) (2017) 97–114. doi:10.1007/s10009-015-0407-9.
- 1369  
1370
- 1371 [62] W. Rocha, H. Rocha, H. Ismail, L. C. Cordeiro, B. Fischer, Depthk: A k-induction verifier based on invariant inference for C programs - (competition contribution), in: Tools and Algorithms for the Construction and Analysis of Systems - 23<sup>rd</sup> International Conference, TACAS 2017, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2017, Uppsala, Sweden, April 22-29, 2017, Proceedings, Part II, Springer, Berlin, Heidelberg, 2017, pp. 360–364. doi:10.1007/978-3-662-54580-5\_23.
- 1372  
1373  
1374  
1375  
1376  
1377  
1378
- 1379 [63] A. R. Bradley, Z. Manna, The Calculus of Computation: Decision Procedures with Applications to Verification, Springer-Verlag New York, Inc., 2007. doi:10.1007/978-3-540-74113-8.
- 1380  
1381
- 1382 [64] S. Bouabdallah, P. Murrieri, R. Siegwart, Design and Control of an Indoor Micro Quadrotor, in: ICRA, IEEE, Danvers, MA, 2004, pp. 4393–4398. doi:10.1109/ROBOT.2004.1302409.
- 1383  
1384
- 1385 [65] L. Chaves, I. Bessa, L. Cordeiro, D. Kroening, Dsvalidator: An automated counterexample reproducibility tool for digital systems, in: Proceedings of the 21st International Conference on Hybrid Systems: Computation and Control (Part of CPS Week), HSCC '18, ACM, New York, NY, USA, 2018, pp. 253–258. doi:10.1145/3178126.3178151.
- 1386  
1387  
1388  
1389
- 1390 [66] K. J. Astrom, R. M. Murray, Feedback Systems: An Introduction for Scientists and Engineers, Princeton University Press, 2008.
- 1391
- 1392 [67] Y. Li, K. Ang, G. Chong, W. Feng, K. Tan, H. Kashiwagi, CAutoCSD—evolutionary search and optimisation enabled computer automated control system design, Int J Automat Comput 1 (1) (2004) 76–88. doi:10.1007/s11633-004-0076-8.
- 1393  
1394  
1395
- 1396 [68] K. Tan, Y. Li, Performance-based control system design automation via evolutionary computing, Engineering Applications of Artificial Intelligence 14 (4) (2001) 473–486. doi:10.1016/S0952-1976(01)00023-9.
- 1397  
1398
- 1399 [69] J. C. Doyle, B. A. Francis, A. R. Tannenbaum, Feedback Control Theory, Prentice Hall Professional Technical Reference, 1991.
- 1400
- 1401 [70] G. F. Franklin, D. J. Powell, A. Emami-Naeini, Feedback Control of Dynamic Systems, Prentice Hall PTR, 2001.
- 1402

- 1403 [71] T. E. Wang, P.-L. Garoche, P. Roux, R. Jobredeaux, E. Féron, Formal  
1404 analysis of robustness at model and code level, in: Proceedings of the 19th  
1405 International Conference on Hybrid Systems: Computation and Control,  
1406 ACM, New York, NY, USA, 2016, pp. 125–134. doi:10.1145/2883817.  
1407 2883824.
- 1408 [72] D. B. Williams, V. Madisetti, Digital Signal Processing Handbook, CRC  
1409 Press, Inc., 1997.
- 1410 [73] D. Kroening, J. Ouaknine, O. Strichman, T. Wahl, J. Worrell, Linear Com-  
1411 pleteness Thresholds For Bounded Model Checking, in: CAV, Vol. 6806 of  
1412 LNCS, 2011, pp. 557–572.
- 1413 [74] W. Rocha, H. Rocha, H. Ismail, L. C. Cordeiro, B. Fischer, DepthK: A  
1414 k-Induction Verifier Based on Invariant Inference for C Programs - (Com-  
1415 petition Contribution), in: TACAS, Vol. 10206 of LNCS, 2017, pp. 360–364.
- 1416 [75] B. Wachter, D. Kroening, J. Ouaknine, Verifying multi-threaded software  
1417 with impact, in: Formal Methods in Computer-Aided Design, FMCAD  
1418 2013, Portland, OR, USA, October 20-23, 2013, IEEE, 2013, pp. 210–217.
- 1419 [76] K. L. McMillan, Interpolation and sat-based model checking, in: Computer  
1420 Aided Verification, 15th International Conference, CAV 2003, Boulder, CO,  
1421 USA, July 8-12, 2003, Proceedings, Vol. 2725 of Lecture Notes in Computer  
1422 Science, Springer, 2003, pp. 1–13.
- 1423 [77] D. Ishii, K. Ueda, H. Hosobe, An interval-based sat modulo ode solver  
1424 for model checking nonlinear hybrid systems, International Journal on  
1425 Software Tools for Technology Transfer 13 (5) (2011) 449–461. doi:  
1426 10.1007/s10009-011-0193-y.
- 1427 [78] N. Ramdani, N. Nedialkov, Computing reachable sets for uncertain nonlin-  
1428 ear hybrid systems using interval constraint-propagation techniques, Non-  
1429 linear Analysis: Hybrid Systems 5 (2) (2011) 149–162. doi:10.1016/j.  
1430 nahs.2010.05.010.
- 1431 [79] D. Beyer, Status report on software verification (competition summary SV-  
1432 COMP 2014), LNCS 8413 (2014) 373–388. doi:10.1.1.672.8243.
- 1433 [80] G. Li, C. Wan, G. Bi, An improved /spl rho/dfit structure for digital  
1434 filters with minimum roundoff noise, IEEE Transactions on Circuits and  
1435 Systems II: Express Briefs 52 (4) (2005) 199–203. doi:10.1109/TCSII.  
1436 2004.842416.
- 1437 [81] K. Zhou, J. Doyle, K. Glover, Robust and Optimal Control, Prentice Hall,  
1438 1996.

Table 10: Set of closed-loop systems (*i.e.*, benchmarks) used in our experimental evaluation. Here,  $C_n$  represents a controller and  $G_n$  a plant, regarding a chosen closed-loop system  $H_n$ .

Id	Closed-Loop system
$H_1$	$C_1 = \frac{0.00390625z + 0.0009765625}{0.3134765625z - 0.0009765625}$ $G_1 = \frac{9.7541e^{-4}}{z - 0.9512}$
$H_2$	$C_2 = \frac{-0.3466796875z + 0.015625}{0.5z^2 + 0.19921875z}$ $G_2 = \frac{0.1898z + 1.8027e^{-4}}{z^2 - 0.9012z - 1.0006e^{-16}}$
$H_3$	$C_3 = \frac{0.5z^3 - 0.96875z^2 - 0.875z - 0.5}{0.001190185546875z^8 + 0.0008544921875z^7 + 0.000152587890625z^6 + 0.000335693359375z^5}$ $G_3 = \frac{0.0001929z + 6.814e^{-9}}{z^8 - 0.6921z^7}$
$H_4$	$C_4 = \frac{-0.580535888671875z^3 + 0.919769287109375z^2 + 0.11871337890625z - 0.951934814453125}{0.7188720703125z^3 - 0.38751220703125z^2 - 0.415924072265625z + 0.437286376953125}$ $G_4 = \frac{-0.01285z^2 + 0.02582z - 0.01293}{z^3 - 2.99z^2 + 2.983z - 0.9929}$
$H_5$	$C_5 = \frac{-0.0009765625z^2}{0.76171875z^3}$ $G_5 = \frac{15.1315z^2 + 17.8600z + 17.4549}{z^3 - 2.6207z^2 + 2.3586z - 0.6570}$
$H_6$	$C_6 = \frac{-0.96484375z + 0.9833984375}{0.8896484375z^2 - 0.875z}$ $G_6 = \frac{0.2039z + 0.2039}{z^2 + 1.19999z + 1.0}$
$H_7$	$C_7 = \frac{0.8359375z^2 + 0.265625z - 0.96875}{0.9453125z^3 + 0.90625z^2 - 0.15625z - 0.123046875}$ $G_7 = \frac{1.25e^{-1}z + 1.25e^{-1}}{z^2 - 2z + 1}$
$H_8$	$C_8 = \frac{-4.656612873077392578125e^{-10}z^2 + 1.000000004656612873077392578125z - 1.000000004656612873077392578125}{z^2 - 0.4656612873077392578125e^{-9}z + 0.4656612873077392578125e^{-9}}$ $G_8 = \frac{5.0e^{-5}z + 5.0e^{-5}}{z^2 - 2z + 1}$
$H_9$	$C_9 = \frac{-0.0224609375z^3}{0.138671875z^4}$ $G_9 = \frac{0.25z^3 + 0.5z^2 + 0.25z - 4.3341e^{-7}}{z^4 + 5.9150e^{-6}z^3 + 1.0480e^{-11}z^2 - 4.9349e^{-63}z + 7.0168e^{-225}}$
$H_{10}$	$C_{10} = \frac{0.0625z}{0.517578125z^2 - 0.4990234375z}$ $G_{10} = \frac{0.0200z - 3.8303e^{-176}}{z - 4.6764e^{-166}}$
$H_{11}$	$C_{11} = \frac{-4.4366z^6 + 9.177z^5 - 3.6362z^4 - 5.1444z^3 + 5.9167z^2 - 2.2791z + 0.31329}{-0.23339z^6 - 1.5195z^4 + 0.73999z^3 + 0.51029z^2 - 0.41403z + 0.073294}$ $G_{11} = \frac{0.54869z - 0.88674}{z^2 - 3.3248z + 1.6487}$
$H_{12}$	$C_{12} = \frac{11.9255z - 11.8089}{z - 1.0729}$ $G_{12} = \frac{0.01z - 0.010101}{z^2 - 2.0103z + 1.0101}$
$H_{13}$	$C_{13} = \frac{-2.7056z^3 + 4.9189z^2 - 2.9898z + 0.60746}{z^3 - 0.24695z^2 - 0.80001z + 0.35681}$ $G_{13} = \frac{0.33528z - 0.55879}{z^2 - 1.8906z + 0.7788}$
$H_{14}$	$C_{14} = \frac{-45456.4327z^7 + 37928.1361z^6 + 25543.7663z^5 - 38701.0881z^4 + 16110.0087z^3 - 2847.8579z^2 + 182.2326z + 0.38487}{z^7 + 0.47737z^6 - 1.4922z^5 - 0.6236z^4 + 0.64615z^3 + 0.10413z^2 - 0.12437z + 0.018243}$ $G_{14} = \frac{-0.0001492z^3 - 0.00051649z - 7.2373e^{-5}}{z^4 - 7.8381z^2 + 2.9258z - 0.25393}$