

Systems and Software Verification Laboratory



The University of Manchester

Detection of Software Vulnerabilities: Static Analysis (Part II)

Lucas Cordeiro Department of Computer Science lucas.cordeiro@manchester.ac.uk

Static Analysis (Part II)

- Lucas Cordeiro (Formal Methods Group)
 - Iucas.cordeiro@manchester.ac.uk
 - Office: 2.28
 - Office hours: 15-16 Tuesday, 14-15 Wednesday
- References:
 - Clarke et al., *Model checking* (Chapter 14)
 - Cordeiro and Fischer: Verifying multi-threaded software using smt-based context-bounded model checking. ICSE 2011

These slides are based on the lecture notes "SAT/SMT-Based Bounded Model Checking of Software" by Fischer, Parlato and La Torre



 Introduce typical BMC architectures for verifying software systems

- Introduce typical BMC architectures for verifying software systems
- Understand communication models and typical errors when writing concurrent programs

- Introduce typical BMC architectures for verifying software systems
- Understand communication models and typical errors when writing concurrent programs
- Explain **explicit schedule exploration** of multithreaded software

- Introduce typical BMC architectures for verifying software systems
- Understand communication models and typical errors when writing concurrent programs
- Explain **explicit schedule exploration** of multithreaded software
- Explain **sequentialization methods** to convert concurrent programs into sequential ones

- Introduce typical BMC architectures for verifying software systems
- Understand communication models and typical errors when writing concurrent programs
- Explain **explicit schedule exploration** of multithreaded software
- Explain sequentialization methods to convert concurrent programs into sequential ones

- CBMC (C Bounded Model Checker)
 - http://www.cprover.org/
 - SAT-based (MiniSat) "workhorse"
 - also SystemC frontend

- CBMC (C Bounded Model Checker)
 - http://www.cprover.org/
 - SAT-based (MiniSat) "workhorse"
 - also SystemC frontend
- ESBMC (Embedded Systems Bounded Model Checker)
 - http://esbmc.org
 - SMT-based (Z3, Boolector)
 - branched off CBMC, also (rudimentary) C++ frontend

- CBMC (C Bounded Model Checker)
 - http://www.cprover.org/
 - SAT-based (MiniSat) "workhorse"
 - also SystemC frontend
- ESBMC (Embedded Systems Bounded Model Checker)
 - http://esbmc.org
 - SMT-based (Z3, Boolector)
 - branched off CBMC, also (rudimentary) C++ frontend
- LLBMC (Low-level Bounded Model Checker)
 - http://llbmc.org
 - SMT-based (Boolector or STP)
 - uses LLVM intermediate language
- \Rightarrow share common high-level architecture

- full language support
 - bit-precise operations, structs, arrays, ...
 - heap-allocated memory
 - concurrency

- full language support
 - bit-precise operations, structs, arrays, ...
 - heap-allocated memory
 - concurrency
- built-in safety checks
 - overflow, div-by-zero, array out-of-bounds indexing, ...
 - memory safety: nil pointer deref, memory leaks, ...
 - deadlocks, race conditions

- full language support
 - bit-precise operations, structs, arrays, ...
 - heap-allocated memory
 - concurrency
- built-in safety checks
 - overflow, div-by-zero, array out-of-bounds indexing, ...
 - memory safety: nil pointer deref, memory leaks, ...
 - deadlocks, race conditions
- user-specified assertions and error labels

- full language support
 - bit-precise operations, structs, arrays, ...
 - heap-allocated memory
 - concurrency
- built-in safety checks
 - overflow, div-by-zero, array out-of-bounds indexing, ...
 - memory safety: nil pointer deref, memory leaks, ...
 - deadlocks, race conditions
- user-specified assertions and error labels
- non-deterministic modelling
 - nondeterministic assignments
 - assume-statements

High-level architecture:



General approach:

- 1. Simplify control flow
- 2.Unwind all of the loops
- 3.Convert into single static assignment (SSA) form
- 4. Convert into equations and simplify
- 5.(Bit-blast)
- 6.Solve with a SAT/SMT solver
- 7.Convert SAT assignment into a counterexample

- remove all side effects
 - e.g., j=++i; becomes i=i+1; j=i;

- remove all side effects
 - e.g., j=++i; becomes i=i+1; j=i;
- simplify all control flow structures into core forms
 - e.g., replace for, do while by while
 - e.g., replace case by if

- remove all side effects
 - e.g., j=++i; becomes i=i+1; j=i;
- simplify all control flow structures into core forms
 - e.g., replace for, do while by while
 - e.g., replace case by if
- make control flow explicit
 - e.g., replace continue, break by goto
 - e.g., replace if, while by goto

Demo: esbmc --goto-functions-only example-1.c



- all loops are "unwound", i.e., replaced by several guarded copies of the loop body
 - same for backward gotos and recursive functions
 - can use different unwinding bounds for different loops
- \Rightarrow each statement is executed at most once

- all loops are "unwound", i.e., replaced by several guarded copies of the loop body
 - same for backward gotos and recursive functions
 - can use different unwinding bounds for different loops
- \Rightarrow each statement is executed at most once
- to check whether unwinding is sufficient special "unwinding assertion" claims are added
- ⇒if a program satisfies all of its claims and all unwinding assertions then it is correct!

```
void f(...) {
  . . .
  while(cond) {
    Body;
  }
  Remainder;
}
```









```
void f(...) {
  for(i=0; i<N; i++) {</pre>
    b[i]=a[i];
  };
  for(i=0; i<N; i++) {</pre>
    assert(b[i]-a[i]>0);
  };
  Remainder;
}
```

- unwinding assertion
 - inserted after last unwound iteration
 - violated if program runs longer than bound permits
 - ⇒ if not violated: (real) correctness result!
- ⇒what about multiple loops?
 - use --partial-loops to suppress insertion
 - \Rightarrow unsound

Safety conditions

Built-in safety checks converted into explicit assertions:

```
e.g., array safety:
a[i]=...;
⇒ assert(0 <= i && i < N); a[i]=...;
```

Safety conditions

Built-in safety checks converted into explicit assertions:

```
e.g., array safety:
a[i]=...;
⇒ assert(0 <= i && i <= N); a[i]=...;
```

⇒ sometimes easier at intermediate representation or formula level

e.g., word-aligned pointer access, overflow, ...

High-level architecture:



Transforming straight-line programs into equations

• simple if each variable is assigned only once:



program

constraints

• still simple if variables are assigned multiple times:



program

program in SSA-form

introduce fresh copy for each occurrence (*static single assignment (SSA)* form)

Transforming loop-free programs into equations

But what about control flow branches (if-statements)?



- for each control flow join point, add a new variable with guarded assignment as definition
 - also called \$\phi\$-function

Transforming loop-free programs into equations

But what about control flow branches (if-statements)?



- for each control flow join point, add a new variable with guarded assignment as definition
 - also called \$\phi\$-function

Bit-blasting

Conversion of equations into SAT problem:

• simple assignments: $|[x = y]| \triangleq \bigwedge_i x_i \Leftrightarrow y_i$ effective bitwidth

 \Rightarrow static analysis must approximate effective bitwidth well

φ-functions:

 $|[x = v ? y : z]| \stackrel{_\frown}{_=} (v \Rightarrow |[x = y]|) \land (\neg v \Rightarrow |[x = z]|)$

• Boolean operations:

$$|[\mathbf{x} = \mathbf{y} | \mathbf{z}]| \triangleq \bigwedge_i \mathbf{x}_i \Leftrightarrow (\mathbf{y}_i \lor \mathbf{z}_i)$$

Exercise: relational operations

Bit-blasting arithmetic operations

Build **circuits** that implement the operations!

1-bit addition:

 $\begin{array}{c|cccc} a & b & i \\ \hline & & & \\ \hline & & \\ \hline & & \\ FA \\ \hline & & \\ o & \equiv \\ o & = \\ \end{array} \end{array} \begin{array}{c} \text{Full Adder} \\ s & \equiv & (a+b+i) \mod 2 \\ o & \equiv & a \oplus b \oplus i \\ \hline & & \\ o & \equiv & (a+b+i) \dim 2 \\ \end{array} \begin{array}{c} \equiv & a \oplus b \oplus i \\ \hline & & \\ o & \equiv & (a+b+i) \dim 2 \\ \end{array} \end{array}$

Full adder as CNF:

 $\begin{array}{l} (a \lor b \lor \neg o) \land (a \lor \neg b \lor i \lor \neg o) \land (a \lor \neg b \lor \neg i \lor o) \land \\ (\neg a \lor b \lor i \lor \neg o) \land (\neg a \lor b \lor \neg i \lor o) \land (\neg a \lor \neg b \lor o) \end{array}$
Bit-blasting arithmetic operations

Build **circuits** that implement the operations!

8-Bit ripple carry adder (RCA)



⇒adds w variables, 6*w clauses
⇒multiplication / division much more complicated

Handling arrays

Arrays can be replaced by individual variables, with a "demux" at each access:



⇒surprisingly effective (for N<1000) because value of *i* can often be determined statically

due to constant propagation

Handling arrays with theories

Arrays can be seen as ADT with two operations:

- read: Array x Index → Elen "select"
- write: Array x Index x Element *"update"*



Handling arrays with theories

Arrays can be seen as ADT with two operations:

- read: Array x Index \rightarrow Elen "select"
- write: Array x Index x Element *"update"*



Axioms describe intended semantics:

a write modifies the position written to ...

$$\rightarrow$$
 $p = r \implies$ read(write(a, p, v), r) = v

 $(p = r) \implies \operatorname{read}(\operatorname{write}(a, p, v), r) = \operatorname{read}(a, r)$

... and nothing else

⇒requires support by SMT-solver

How to handle memset and memcpy?

void *memset(void *dst, int c, size_t n);

void *memcpy(void *dst, const void *src, size_t n);

How to handle memset and memcpy?

void *memset(void *dst, int c, size_t n);

void *memcpy(void *dst, const void *src, size_t n);



How to handle memset and memcpy?

void *memset(void *dst, int c, size_t n);

void *memcpy(void *dst, const void *src, size_t n);



- not scalable for large constants
- need to encode as loop for non-constant block sizes
 - same problems for normal array-copy operations

How to handle memset and memcpy?

void *memset(void *dst, int c, size_t n);

void *memcpy(void *dst, const void *src, size_t n);

Abuse of notation



- similar for memset and array-copy loops
- additional axiom describes intended semantics

$$\nearrow$$
 read $(\lambda i. s, r) = s[i/r]$

 β -reduction

⇒requires integration into SMT-solver

Lambdas, Arrays and Quantifiers

• Parallel updates

Update n elements of array a with value c starting from index i, which yields a new array b, e.g.,

b = memset(a, i, n, c) $\forall x . (read(b, x) = ite(i \le x < i + n, c, read(a, x)))$ $\lambda x . ite(i \le x < i + n, c, read(a, x))$

• Copy operations

Copy n elements of array a starting from index i to array b at index j, which yields a new array b', e.g., b' = memcpy(a, b, i, j, n) $\forall x . (read(b', x) = ite(j \le x < j + n, read(a, i + x - j), read(b, x)))$ $\lambda x . ite(j \le x < j + n, read(a, i + x - j), read(b, x))$

Mathias Preiner, Aina Niemetz, Armin Biere: Better Lemmas with Lambda Extraction. FMCAD 2015: 128-135

 $a' = \lambda i$. ITE $(0 \le i < n, i + 1, read(a, i))$ $a'' = \lambda j$. ITE $(n \le j < 2 * n, 2 * j, read(a', j))$

Stephan Falke, Florian Merz, Carsten Sinz: Extending the Theory of Arrays: memset, memcpy, and Beyond. VSTTE 2013: 108-128

SAT vs. SMT

BMC tools use both propositional satisfiability (SAT) and satisfiability modulo theories (SMT) solvers:

SAT vs. SMT

BMC tools use both propositional satisfiability (SAT) and satisfiability modulo theories (SMT) solvers:

- SAT solvers require encoding everything in CNF
 - Imited support for high-level operations
 - easier to reflect machine-level semantics
 - can be extremely efficient (SMT falls back to SAT)

SAT vs. SMT

BMC tools use both propositional satisfiability (SAT) and satisfiability modulo theories (SMT) solvers:

- SAT solvers require encoding everything in CNF
 - Imited support for high-level operations
 - easier to reflect machine-level semantics
 - can be extremely efficient (SMT falls back to SAT)
- SMT solvers support built-in theories
 - equality, free function symbols, arithmetics, arrays,...
 - sometimes even quantifiers
 - very flexible, extensible, front-end easier
 - requires extra effort to enforce precise semantics
 - can be slower

Extend C with three modeling features:

 assert(e): aborts execution when e is false, no-op otherwise

```
void assert (_Bool b) { if (!b) exit(); }
```

Extend C with three modeling features:

 assert(e): aborts execution when e is false, no-op otherwise

void assert (_Bool b) { if (!b) exit(); }

nondet_int(): returns non-deterministic int-value

int nondet_int () { int x; return x; }

Extend C with three modeling features:

 assert(e): aborts execution when e is false, no-op otherwise

void assert (_Bool b) { if (!b) exit(); }

nondet_int(): returns non-deterministic int-value

int nondet_int () { int x; return x; }

 assume(e): "ignores" execution when e is false, no-op otherwise

void assume (_Bool e) { while (!e) ; }

General approach:

- use C program to set up structure and deterministic computations
- use non-determinism to set up search space
- use assumptions to constrain search space
- use failing assertion to start search

```
int main() {
    int x=nondet_int(),y=nondet_int(),z=nondet_int();
    __ESBMC_assume(x > 0 && y > 0 && z > 0);
    __ESBMC_assume(x < 16384 && y < 16384 && z < 16384);
    assert(x*x + y*y != z*z);
    return 0;
}</pre>
```

Intended learning outcomes

- Introduce typical BMC architectures for verifying software systems
- Understand communication models and typical errors when writing concurrent programs
- Explain **explicit schedule exploration** of multithreaded software
- Explain sequentialization methods to convert concurrent programs into sequential ones

Writing concurrent programs is DIFFICULT

- programmers have to guarantee
 - correctness of sequential execution of each individual process
 - with nondeterministic interferences from other processes (schedules)



processes

Writing concurrent programs is DIFFICULT

- programmers have to guarantee
 - correctness of sequential execution of each individual process
 - with nondeterministic interferences from other processes (schedules)



processes

- rare schedules result in errors that are difficult to find, reproduce, and repair
 - testers can spend weeks chasing a single bug
- ⇒ huge productivity problem

What happens here...???

```
int n=0; //shared variable
void* P(void* arg) {
  int tmp, i=1;
  while (i <= 10) {
    tmp = n;
    n = tmp + 1;
    i++;
  }
  return NULL;
}
int main (void) {
  pthread_t id1, id2;
  pthread_create(&id1, NULL, P, NULL);
                                          Which values can n
  pthread_create(&id2, NULL, P, NULL);
  pthread_join(id1, NULL);
                                          actually have?
  pthread_join(id2, NULL);
  assert(n == 20);
}
```

What happens here...???

```
int n=0; //shared variable
void* P(void* arg) {
  int tmp, i=1;
  while (i \le 10) {
    tmp = n;
    n = tmp + 1;
    i++;
  }
  return NULL;
}
int main (void) {
  pthread_t id1, id2;
  pthread_create(&id1, NULL, P, NULL);
  pthread_create(&id2, NULL, P, NULL);
  pthread_join(id1, NULL);
  pthread_join(id2, NULL);
  assert(n == 20);
}
```

\$gcc example-2.c -o example-2 \$./example-2 \$./example-2 \$./example-2 \$./example-2 \$./example-2 \$./example-2 Assertion failed: (n == 20), function main, file example-2.c, line 22.

Which values can *n* actually have?

What happens here...???

```
int n=0; //shared variable
void* P(void* arg) {
  int tmp, i=1;
  while (i <= 10) {
    tmp = n;
    n = tmp + 1;
    i++;
  }
  return NULL;
}
int main (void) {
  pthread_t id1, id2;
  pthread_create(&id1, NULL, P, NULL);
  pthread_create(&id2, NULL, P, NULL);
  pthread_join(id1, NULL);
  pthread_join(id2, NULL);
  assert(n >= 10 && n <= 20);
}
```

What happens here...???

```
int n=0; //shared variable
pthread_mutex_t mutex;
void* P(void* arg) {
  int tmp, i=1;
  while (i \le 10) {
    pthread_mutex_lock(&mutex);
    tmp = n;
    n = tmp + 1;
    pthread_mutex_unlock(&mutex);
    i++;
  }
  return NULL;
}
int main (void) {
  pthread_t id1, id2;
  pthread_mutex_init(&mutex, NULL);
  pthread_create(&id1, NULL, P, NULL);
  pthread_create(&id2, NULL, P, NULL);
  pthread_join(id1, NULL);
  pthread_join(id2, NULL);
  assert(n == 20);
}
```

Concurrency errors

There are two main kinds of concurrency errors:

- progress errors: deadlock, starvation, ...
 - typically caused by wrong synchronization
 - requires modeling of synchronization primitives o mutex locking / unlocking
 - requires modeling of (global) error condition

Concurrency errors

There are two main kinds of concurrency errors:

- progress errors: deadlock, starvation, ...
 - typically caused by wrong synchronization
 - requires modeling of synchronization primitives o mutex locking / unlocking
 - requires modeling of (global) error condition
- safety errors: assertion violation, ...
 - typically caused by data races (i.e., unsynchronized access to shared data)
 - requires modeling of synchronization primitives
 - can be checked locally

Concurrency errors

There are two main kinds of concurrency errors:

- progress errors: deadlock, starvation, ...
 - typically caused by wrong synchronization
 - requires modeling of synchronization primitives o mutex locking / unlocking
 - requires modeling of (global) error condition
- safety errors: assertion violation, ...
 - typically caused by data races (i.e., unsynchronized access to shared data)
 - requires modeling of synchronization primitives
 - can be checked locally
- \Rightarrow focus here on safety errors

Shared memory concurrent programs

Concurrent programming styles:

- communication via message passing
 - "truly" parallel distributed systems
 - multiple computations advancing simultaneously

Shared memory concurrent programs

Concurrent programming styles:

- communication via message passing
 - "truly" parallel distributed systems
 - multiple computations advancing simultaneously
- communication via shared memory
 - multi-threaded programs
 - only one thread active at any given time (conceptually), but active thread can be changed at any given time
 - o active == uncontested access to shared memory
 - o can be single-core or multi-core

Shared memory concurrent programs

Concurrent programming styles:

- communication via message passing
 - "truly" parallel distributed systems
 - multiple computations advancing simultaneously
- communication via shared memory
 - multi-threaded programs
 - only one thread active at any given time (conceptually), but active thread can be changed at any given time

o active == uncontested access to shared memory

o can be single-core or multi-core

⇒ focus here on multi-threaded, shared memory programs

• typical C-implementation: pthreads

- typical C-implementation: pthreads
- formed of individual sequential programs (threads)
 - can be created and destroyed on the fly
 - typically for BMC: assume upper bound
 - each possibly with loops and recursive function calls
 - each with local variables

- typical C-implementation: pthreads
- formed of individual sequential programs (threads)
 - can be created and destroyed on the fly
 - typically for BMC: assume upper bound
 - each possibly with loops and recursive function calls
 - each with local variables
- each thread can read and write shared variables
 - assume sequential consistency: writes are immediately visible to all the other programs
 - weak memory models can be modeled

- typical C-implementation: pthreads
- formed of individual sequential programs (threads)
 - can be created and destroyed on the fly
 - typically for BMC: assume upper bound
 - each possibly with loops and recursive function calls
 - each with local variables
- each thread can read and write shared variables
 - assume sequential consistency: writes are immediately visible to all the other programs
 - weak memory models can be modeled
- execution is interleaving of thread executions
 - only valid for sequential consistency

Round-robin scheduling

 context: segment of a run of an active thread t_i



Round-robin scheduling

- context: segment of a run of an active thread t_i
- context switch: change of active thread from t_i to t_k
 - global state is passed on to t_k
 - context switch back to t_i resumes at old local state (incl. pc)


Round-robin scheduling

- context: segment of a run of an active thread t_i
- context switch: change of active thread from t_i to t_k
 - global state is passed on to t_k
 - context switch back to t_i resumes at old local state (incl. pc)
- round: formed of one context of each thread



Round-robin scheduling

- context: segment of a run of an active thread t_i
- context switch: change of active thread from t_i to t_k
 - global state is passed on to t_k
 - context switch back to t_i resumes at old local state (incl. pc)
- round: formed of one context of each thread
- round robin schedule: same order of threads in each round



Round-robin scheduling

- context: segment of a run of an active thread t_i
- context switch: change of active thread from t_i to t_k
 - global state is passed on to t_k
 - context switch back to t_i resumes at old local state (incl. pc)
- round: formed of one context of each thread
- round robin schedule: same order of threads in each round
- can simulate all schedules by round robin schedules



Context-bounded analysis

Important observation:

Most concurrency errors are shallow!

- i.e., require only few context switches
- \Rightarrow limit the search space by bounding the number of
- context switches
- rounds

Concurrency verification approaches

- Explicit schedule exploration (ESBMC)
 - lazy exploration
 - schedule recording

Concurrency verification approaches

- Explicit schedule exploration (ESBMC)
 - lazy exploration
 - schedule recording
- Partial order methods (CBMC)

Concurrency verification approaches

- Explicit schedule exploration (ESBMC)
 - lazy exploration
 - schedule recording
- Partial order methods (CBMC)
- Sequentialization
 - KISS
 - Lal / Reps (eager sequentialization)
 - Lazy CSeq
 - memory unwinding

Intended learning outcomes

- Introduce typical BMC architectures for verifying software systems
- Understand communication models and typical errors when writing concurrent programs
- Explain **explicit schedule exploration** of multithreaded software
- Explain sequentialization methods to convert concurrent programs into sequential ones

BMC of Multi-threaded Software

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving



Running Example

- the program has sequences of operations that need to be protected together to avoid atomicity violation
 - requirement: the region of code (val1 and val2) should execute atomically



statements:

val1-access:

val2-access:

Thread twoStage 1: lock(m1); 2: val1 = 1;

- 3: unlock(m1);
- 4: lock(m2);

5:
$$val2 = val1 + 1;$$

6: unlock(m2);

program counter: 0
mutexes: m1=0; m2=0;
global variables: val1=0; val2=0;
local variabes: t1= -1; t2= -1;

statements: 1

val1-access:

val2-access:

Thread twoStage

- 2: val1 = 1;
- 3: unlock(m1);

5:
$$val2 = val1 + 1;$$

6: unlock(m2);

program counter: 1 mutexes: m1=1; m2=0; global variables: val1=0; val2=0; local variabes: t1= -1; t2= -1;

statements: 1-2

val1-access: W_{twoStage,2}

val2-access:

Thread twoStage

$$1: IOCK(III),$$

2:
$$val1 = 1;$$

6: unlock(m2);

program counter: 2

mutexes: m1=1; m2=0; global variables: val1=1; val2=0; local variabes: t1= -1; t2= -1;

write access to the shared variable val1 in statement 2 of the thread twoStage

statements: 1-2-3

val1-access: $W_{twoStage,2}$

val2-access:

Thread twoStage

- 1: lock(m1);
- 2: val1 = 1;
- 3: unlock(m1);
 - 4: lock(m2);

5:
$$val2 = val1 + 1;$$

6: unlock(m2);

program counter: 3 mutexes: m1=0; m2=0; global variables: val1=1; val2=0; local variabes: t1= -1; t2= -1;

statements: 1-2-3-7

val1-access: W_{twoStage,2}

val2-access:



15: unlock(m2);

16: assert(t2 = =(t1+1));

program counter: 7
mutexes: m1=1; m2=0;
global variables: val1=1; val2=0;
local variabes: t1= -1; t2= -1;

Lazy exploration: interleaving I

read access to the shared variable val1 in statement 8 of the thread reader

val1-access: W_{twoStage,2} - R_{reader,8} val2-access:

statements: 1-2-3-7-8



program counter: 8

mutexes: m1=1; m2=0; global variables: val1=1; val2=0; local variabes: t1= -1; t2= -1;





statements: 1-2-3-7-8-11-12 val1-access: W_{twoStage,2} - R_{reader,8}- R_{reader,11} val2-access:

Thread twoStage Thread reader 7: lock(m1); 1: lock(m1); *CS1* 2: val1 = 1;8: if (val1 == 0) { *3: unlock(m1); 9: unlock(m1);* 4: lock(m2); 10: return NULL; } 5: val2 = val1 + 1;11: t1 = val1;6: unlock(m2); 12: unlock(m1); 13: lock(m2); 14: $t^2 = val^2$; program counter: 12 15: unlock(m2); *mutexes:* **m1=0**; *m2=0*; 16: assert(t2 = =(t1+1));*qlobal variables: val1=1; val2=0;* local variabes: t1 = 1; t2 = -1;

statements: 1-2-3-7-8-11-12 val1-access: W_{twoStage,2} - R_{reader,8} - R_{reader,11} val2-access:



statements: 1-2-3-7-8-11-12-4 val1-access: W_{twoStage,2} - R_{reader,8} - R_{reader,11} val2-access:



















statements:

val1-access:

val2-access:

Thread twoStage 1: *lock(m1);* 2: *val1* = 1;

- 3: unlock(m1);
- 4: lock(m2);

5:
$$val2 = val1 + 1;$$

6: unlock(m2);

program counter: 0
mutexes: m1=0; m2=0;
global variables: val1=0; val2=0;
local variabes: t1= -1; t2= -1;

statements: 1-2-3

val1-access: W_{twoStage,2} val2-access:

Thread twoStage

- 1: lock(m1);
- 2: val1 = 1;
- 3: unlock(m1);
- 4: lock(m2);

5:
$$val2 = val1 + 1;$$

6: unlock(m2);

program counter: 3 mutexes: m1=0; m2=0; global variables: val1=1; val2=0; local variabes: t1= -1; t2= -1;

statements: 1-2-3

val1-access: W_{twoStage,2}

val2-access:



program counter: 7 mutexes: m1=0; m2=0; global variables: val1=1; val2=0; local variabes: t1= -1; t2= -1;

statements: 1-2-3-7-8-11-12-13-14-15-16 val1-access: $W_{twoStage,2}$ - $R_{reader,8}$ - $R_{reader,11}$ val2-access: $R_{reader,14}$

Thread twoStage 1: lock(m1); CS1 2: val1 = 1; 3: unlock(m1); 4: lock(m2); 5: val2 = val1 + 1; 6: unlock(m2);

program counter: 16

mutexes: m1=0; *m2*=0; *global variables: val1*=1; *val2*=0; *local variabes:* **t1**= **1**; **t2**= **0**;







Lazy exploration of interleavings

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

- ... combines
- **symbolic** model checking: on each individual interleaving
- explicit state model checking: explore all interleavings




Lazy exploration of interleavings – Reachability Tree υ₀: t_{main},0, active thread, context bound val1=0, val2=0, initial state global and local variables m1=0, m2=0,... υ₁: t_{twoStage},1, val1=0, val2=0, v_4 : t_{reader}, 1, val1=0, val2=0, m1=1, m2=0,... **m1=1**, m2=0,... CS1 υ_3 : t_{reader},2, υ_6 : t_{reader},2, v_2 : t_{twoStage},2, v_5 : t_{twoStage},2, val1=0, val2=0, val1=1, val2=0, val1=0, val2=0, val1=0, val2=0, m1=1, m2=0,... m1=1, m2=0,... m1=1, m2=0,... m1=1, m2=0,... CS2 execution paths

---- → blocked execution paths (eliminated)

• Use a reachability tree (RT) to describe reachable states of a multi-threaded program

- Use a reachability tree (RT) to describe reachable states of a multi-threaded program
- Each node in the RT is a tuple $v = (A_i, C_i, s_i, \langle l_i^j, G_i^j \rangle_{j=1}^n)_i$ for a given time step i, where:

- Use a reachability tree (RT) to describe reachable states of a multi-threaded program
- Each node in the RT is a tuple $v = (A_i, C_i, s_i, \langle l_i^j, G_i^j \rangle_{j=1}^n)_i$ for a given time step i, where:
 - $-A_i$ represents the currently active thread

- Use a reachability tree (RT) to describe reachable states of a multi-threaded program
- Each node in the RT is a tuple $v = (A_i, C_i, s_i, \langle l_i^j, G_i^j \rangle_{j=1}^n)_i$ for a given time step i, where:
 - $-A_i$ represents the currently active thread
 - $-C_i$ represents the context switch number

- Use a reachability tree (RT) to describe reachable states of a multi-threaded program
- Each node in the RT is a tuple $v = (A_i, C_i, s_i, \langle l_i^j, G_i^j \rangle_{j=1}^n)_i$ for a given time step i, where:
 - $-A_i$ represents the currently active thread
 - $-C_i$ represents the context switch number
 - $-s_i$ represents the current state

- Use a reachability tree (RT) to describe reachable states of a multi-threaded program
- Each node in the RT is a tuple $v = (A_i, C_i, s_i, \langle l_i^j, G_i^j \rangle_{j=1}^n)_i$ for a given time step i, where:
 - $-A_i$ represents the currently active thread
 - $-C_i$ represents the context switch number
 - s_i represents the current state
 - l_i^j represents the current location of thread *j*

- Use a reachability tree (RT) to describe reachable states of a multi-threaded program
- Each node in the RT is a tuple $v = (A_i, C_i, s_i, \langle l_i^j, G_i^j \rangle_{j=1}^n)_i$ for a given time step i, where:
 - $-A_i$ represents the currently active thread
 - $-C_i$ represents the context switch number
 - $-s_i$ represents the current state
 - l_i^j represents the current location of thread *j*
 - G_i^j represents the control flow guards accumulated in thread *j* along the path from l_0^j to l_i^j

R1 (assign): If *I* is an assignment, we execute *I*, which generates s_{i+1} . We add as child to v a new node v'

$$\boldsymbol{\upsilon}' = \left(A_i, C_i, \underline{S_{i+1}}, \left\langle \overline{l_{i+1}^j, G_i^j} \right\rangle \right)_{i+1} \rightarrow l_{i+1}^{A_i} = l_i^{A_i} + 1$$

- we have fully expanded υ if
 - I within an atomic block; or
 - I contains no global variable; or
 - the upper bound of context switches $(C_i = C)$ is reached
- if υ is not fully expanded, for each thread *j* ≠ A_i where G^j_i is enabled in s_{i+1}, we thus create a new child node

$$\boldsymbol{\upsilon}_{j}^{'} = \left(j, C_{i} + 1, s_{i+1}, \left\langle l_{i}^{j}, G_{i}^{j} \right\rangle \right)_{i+1}$$

R2 (skip): If *I* is a *skip*-statement with target *I*, we increment the location of the current thread and continue with it. We explore no context switches:

$$\boldsymbol{\upsilon}' = \left(A_i, C_i, s_i, \left\langle l_{i+1}^j, G_i^j \right\rangle \right)_{i+1} \rightarrow l_{i+1}^j = \begin{cases} l_i^j + 1 & : j = A_i \\ l_i^j & : otherwise \end{cases}$$

R2 (skip): If *I* is a *skip*-statement with target *I*, we increment the location of the current thread and continue with it. We explore no context switches:

$$\upsilon' = \left(A_i, C_i, s_i, \left\langle l_{i+1}^j, G_i^j \right\rangle \right)_{i+1} \rightarrow l_{i+1}^j = \begin{cases} l_i^j + 1 & : j = A_i \\ l_i^j & : otherwise \end{cases}$$

R3 (unconditional goto): If *I* is an unconditional *goto*statement with target *I*, we set the location of the current thread and continue with it. We explore no context switches:

$$\boldsymbol{\upsilon}' = \left(A_i, C_i, s_i, \left\langle l_{i+1}^j, G_i^j \right\rangle\right)_{i+1} \rightarrow l_{i+1}^j = \begin{cases} l : j = A_i \\ l_i^j : otherwise \end{cases}$$

- **R4 (conditional goto):** If *I* is a conditional *goto*-statement with test *c* and target *I*, we create two child nodes v' and v''.
 - for υ' , we assume that *c* is *true* and proceed with the target instruction of the jump:

$$\upsilon' = \left(A_i, C_i, s_i, \left\langle l_{i+1}^j, c \wedge G_i^j \right\rangle \right)_{i+1} \qquad l_{i+1}^j = \begin{cases} l & : j = A_i \\ l_i^j & : otherwise \end{cases}$$

- for υ ' , we add $\neg c$ to the guards and continue with the next instruction in the current thread

$$\upsilon'' = \left(A_i, C_i, s_i, \left\langle l_{i+1}^j, \neg c \land G_i^j \right\rangle\right)_{i+1} \quad i = \begin{cases} l_i^j + 1 & : j = A_i \\ l_i^j & : otherwise \end{cases}$$

prune one of the nodes if the condition is determined statically

- **R5 (assume):** If *I* is an *assume*-statement with argument *c*, we proceed similar to R1.
 - we continue with the unchanged state s_i but add c to all guards, as described in R4
 - If $c \wedge G_i^j$ evaluates to *false*, we prune the execution path

- **R5 (assume):** If *I* is an *assume*-statement with argument *c*, we proceed similar to R1.
 - we continue with the unchanged state s_i but add c to all guards, as described in R4
 - If $c \wedge G_i^j$ evaluates to *false*, we prune the execution path
- **R6 (assert):** If *I* is an *assert*-statement with argument *c*, we proceed similar to R1.
 - we continue with the unchanged state s_i but add c to all guards, as described in R4
 - we generate a verification condition to check the validity of *c*

R7 (start_thread): If *I* is a *start_thread* instruction, we add the indicated thread to the set of active threads:

$$\boldsymbol{\upsilon}' = \left(A_i, C_i, s_i, \left\langle \underline{l_{i+1}^j}, G_{i+1}^j \right\rangle_{j=1}^{n+1}\right)_{i+1}$$

- where l_{i+1}^{n+1} is the initial location of the thread and $G_{i+1}^{n+1} = G_i^{A_i}$
- the thread starts with the guards of the currently active thread

R7 (start_thread): If *I* is a *start_thread* instruction, we add the indicated thread to the set of active threads:

$$\boldsymbol{\upsilon}' = \left(A_i, C_i, s_i, \left\langle \underline{l_{i+1}^j}, G_{i+1}^j \right\rangle_{j=1}^{n+1}\right)_{i+1}$$

- where l_{i+1}^{n+1} is the initial location of the thread and $G_{i+1}^{n+1} = G_i^{A_i}$
- the thread starts with the guards of the currently active thread
- **R8 (join_thread):** If *I* is a *join_thread* instruction with argument *Id*, we add a child node:

$$\boldsymbol{\upsilon}' = \left(A_i, C_i, s_i, \left\langle l_{i+1}^j, G_i^j \right\rangle\right)_{i+1}$$

- where $l_{i+1}^{j} = l_{i}^{A_{i}} + 1$ only if the joining thread Id has exited

Lazy exploration of interleavings

• Main steps of the algorithm:

1. Initialize the stack with the initial node ν_0 and the initial path π_0 = $\langle \upsilon_0 \rangle$

2. If the stack is empty, terminate with "no error".

3.Pop the current node υ and current path π off the stack and compute the set υ' of successors of υ using rules R1-R8.

4. If υ' is empty, derive the VC φ_k^{π} for π and call the SMT solver on it. If φ_k^{π} is satisfiable, terminate with "error"; otherwise, goto step 2.

5. If υ' is not empty, then for each node $\upsilon \in \upsilon'$, add ν to π , and push node and extended path on the stack. goto step 3.

computation path

$$\pi = \{v_1, \dots, v_n\}$$

$$\varphi_k^{\pi} = I(s_0) \wedge R(s_0, s_1) \wedge \dots \wedge R(s_{k-1}, s_k) \wedge \neg \varphi_k$$

$$\varphi_k^{\pi} = I(s_0) \wedge R(s_0, s_1) \wedge \dots \wedge R(s_{k-1}, s_k) \wedge \neg \varphi_k$$
bound

- naïve but useful:
 - bugs usually manifest with few context switches [Qadeer&Rehof'05]

- naïve but useful:
 - bugs usually manifest with few context switches
 [Qadeer&Rehof'05]
 - keep in memory the parent nodes of all unexplored paths only

- naïve but useful:
 - bugs usually manifest with few context switches
 [Qadeer&Rehof'05]
 - keep in memory the parent nodes of all unexplored paths only
 - exploit which transitions are enabled in a given state

- naïve but useful:
 - bugs usually manifest with few context switches
 [Qadeer&Rehof'05]
 - keep in memory the parent nodes of all unexplored paths only
 - exploit which transitions are enabled in a given state
 - bound the number of preemptions (C) allowed per threads
 ⊳ number of executions: O(n^c)

- naïve but useful:
 - bugs usually manifest with few context switches
 [Qadeer&Rehof'05]
 - keep in memory the parent nodes of all unexplored paths only
 - exploit which transitions are enabled in a given state
 - bound the number of preemptions (C) allowed per threads
 ▷ number of executions: O(n^c)
 - as each formula corresponds to one possible path only, its size is relatively small

- naïve but useful:
 - bugs usually manifest with few context switches
 [Qadeer&Rehof'05]
 - keep in memory the parent nodes of all unexplored paths only
 - exploit which transitions are enabled in a given state
 - bound the number of preemptions (C) allowed per threads
 ⊳ number of executions: O(n^c)
 - as each formula corresponds to one possible path only, its size is relatively small
- can suffer performance degradation:
 - in particular for correct programs where we need to invoke the SMT solver once for each possible execution path

Schedule Recording

Idea: systematically encode all possible interleavings into one formula

- explore reachability tree in same way as lazy approach
- ... but call SMT solver only once
- add a schedule guard ts_i for each context switch block i (0 < ts_i ≤ #threads)
 - record in which order the scheduler has executed the program
 - SMT solver determines the order in which threads are simulated
- add scheduler guards only to effective statements (assignments and assertions)
 - record effective context switches (ECS)
 - ECS block: sequence of program statements that are executed with no intervening ECS







15: unlock(m2); 16: assert(t2==(t1+1));

```
statements: 1-2
twoStage-ECS: (1,1)-(2,2)
reader-ECS:
```



Thread reader
7: lock(m1);
8: if (val1 == 0) {
9: unlock(m1);
10: return NULL; }
11: t1 = val1;
12: unlock(m1);
13: lock(m2);
14: t2 = val2;
15: unlock(m2);
16: assert(t2==(t1+1));

```
statements: 1-2-3
twoStage-ECS: (1,1)-(2,2)-(3,3)
reader-ECS:
```





```
statements: 1-2-3-7
twoStage-ECS: (1,1)-(2,2)-(3,3)
reader-ECS: (7,4)
```



```
statements: 1-2-3-7-8
twoStage-ECS: (1,1)-(2,2)-(3,3)
reader-ECS: (7,4)-(8,5)
```



```
statements: 1-2-3-7-8-11
twoStage-ECS: (1,1)-(2,2)-(3,3)
reader-ECS: (7,4)-(8,5)-(11,6)
```



statements: 1-2-3-7-8-11-12 twoStage-ECS: (1,1)-(2,2)-(3,3) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)



statements: 1-2-3-7-8-11-12-4 twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)



statements: 1-2-3-7-8-11-12-4-5 twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)


statements: 1-2-3-7-8-11-12-4-5-6 twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)-(6,10) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)



statements: 1-2-3-7-8-11-12-4-5-6-13 twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)-(6,10) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)-(13,11)



statements: 1-2-3-7-8-11-12-4-5-6-13-14 twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)-(6,10) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)-(13,11)-(14,12)



statements: 1-2-3-7-8-11-12-4-5-6-13-14-15 twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)-(6,10) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)-(13,11)-(14,12)-(15,13)



statements: 1-2-3-7-8-11-12-4-5-6-13-14-15-16 twoStage-ECS: (1,1)-(2,2)-(3,3)-(4,8)-(5,9)-(6,10) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)-(13,11)-(14,12)-(15,13)-(16,14)



statements: 1-2-3-7-8-11-12-13-14-15-16-4-5-6 twoStage-ECS: (1,1)-(2,3)-(3,4)-(4,12)-(5,13)-(6,14) reader-ECS: (7,4)-(8,5)-(11,6)-(12,7)-(13,8)-(14,9)-(15,10)-(16,11)



Schedule Recording: Execution Paths



Observations about the schedule recoding approach

- systematically explore the thread interleavings as before, but:
 - add schedule guards to record in which order the scheduler has executed the program
 - encode all execution paths into one formula
 - o bound the number of context switches
 - o exploit which transitions are enabled in a given state
- number of threads and context switches grows very large quickly, and easily "blow-up" the solver:
 - there is a clear trade-off between usage of time and memory resources

Intended learning outcomes

- Introduce typical BMC architectures for verifying software systems
- Understand communication models and typical errors when writing concurrent programs
- Explain **explicit schedule** exploration of multithreaded software
- Explain **sequentialization methods** to convert concurrent programs into sequential ones

Sequentialization

Observation:

Building verification tools for full-fledged concurrent languages is difficult and expensive...

... but scalable verification techniques exist for sequential languages

- Abstraction techniques
- SAT/SMT techniques (i.e., bounded model checking)

 \Rightarrow How can we leverage these?

Sequentialization

- \Rightarrow How can we leverage these?
- Sequentialization:

convert concurrent programs into sequential programs such that reachability is preserved

- replace control non-determinism by data non-determinism
- P' simulates all computations (within certain bounds) of P
- source-to-source transformation: T₁ // T₂ ~ T₁; T₂
- ⇒ reuse existing tools (largely) unchanged
- ⇒ easy to target multiple back-ends
- \Rightarrow easy to experiment with different approaches

A first sequentialization: KISS

KISS: Keep It Simple and Sequential [Quadeer-Wu, PLDI' 04]

Under-approximation (subset of interleavings)

Thread creation \rightarrow function call

at context-switches either:

o the active thread is terminated oro a not yet scheduled thread is started(by calling its main function)

when a thread is terminated either:

o the thread that has called it is resumed (if any) or o a not yet scheduled thread is started

KISS schedules



- 1. Start T₁
- 2. Start T₂
- 3. Terminate T₂
- 4. start T_3
- 5. terminate T₃
- 6. Resume T₁



 considers only round-robin schedules with k rounds



- considers only round-robin schedules with k rounds
 - thread \rightarrow function, run to completion



- considers only round-robin schedules with k rounds
 - thread \rightarrow function, run to completion
- global memory copy for each round
 - scalar \rightarrow array



- considers only round-robin schedules with k rounds
 - thread \rightarrow function, run to completion
- global memory copy for each round
 - scalar \rightarrow array
- context switch → round counter++



- considers only round-robin schedules with k rounds
 - thread \rightarrow function, run to completion
- global memory copy for each round
 - scalar \rightarrow array
- context switch → round counter++
- first thread starts with non-deterministic memory contents
 - other threads continue with content left by predecessor



- considers only round-robin schedules with k rounds
 - thread \rightarrow function, run to completion
- global memory copy for each round
 - scalar \rightarrow array
- context switch \rightarrow round counter++



- other threads continue with content left by predecessor
- checker prunes away inconsistent simulations
 - assume(S_{k+1,0} == S_{k,n});
 - requires second set of memory copies
 - errors can only be checked at end of simulation o requires explicit error checks



LR sequentialization - implementation

//shared vars type_{q1} g1; type_{q2} g2; ... //thread functions t(){ $type_{x1}$ x1; $type_{x2}$ x2; ... stmt1 ; stmt₂; ... } ... main(){ }

```
//shared vars
type<sub>q1</sub> g1[K]; type<sub>g2</sub> g2[K]; ...
uint round=0; bool ret=0; //aux vars
// context-switch simulation
cs() {
  unsigned int j; j= nondet();
  assume(round +j < K); round+=j;</pre>
  if (round==K-1 && nondet()) ret=1;
}
//thread functions
t(){
 type_{x1} x1; type_{x2} x2; ...
  cs(); if (ret) return; stmt<sub>1</sub>[round];
  cs(); if (ret) return; stmt<sub>2</sub>[round];
} ....
main thread(){
}
                    //next slide
main() { ... }
```

LR sequentialization - implementation

```
main(){
   type<sub>g1</sub> _g1[K]; type<sub>g2</sub> _g2[K]; ...
   // first thread starts with non-deterministic memory contents
   for (i=1; i<K; i++){</pre>
      g1[i] = g1[i] = nondet();
      g2[i] = g2[i] = nondet();
   }
   // thread simulations
   t[0] = main thread;
   round born[0] = 0; is created[0] = 1;
   for (i=0; i<N; i++){</pre>
      if(is created[i]){
          ret=0;
          round = round born[i];
          t[i](); }
   }
   // consistency check
   for (i=0; i<K-1; i++){
      assume(gl[i+1] == gl[i]);
      assume( q2[i+1] == q2[i]);
   // error detection
   assert(err == 0); }
```

LR sequentialization - implementation

- **Corral** (SMT-based analysis for Boogie programs)
 - [Lal–Qadeer–Lahiri, CAV'12]
 - [Lal-Qadeer, FSE'14]
- **CSeq** (code-to-code translation for C + pthreads)
 - [Fischer-Inverso-Parlato, ASE'13]
- **Rek** (for Real-time Embedded Software Systems)
 - [Chaki-Gurfinkel-Strichman, FMCAD'11]
- **Storm**: implementation for C programs
 - [Lahiri-Qadeer-Rakamaric, CAV'09]
 - [Rakamaric, ICSE'10]

Summary

- Described typical architectures employed by BMC tools (e.g., CBMC, ESBMC and LLBMC):
 - language support, built-in safety checks, and nondeterministic modelling
 - general approach to verify programs, including program transformations and bit-blasting

Summary

- Described typical architectures employed by BMC tools (e.g., CBMC, ESBMC and LLBMC):
 - language support, built-in safety checks, and nondeterministic modelling
 - general approach to verify programs, including program transformations and bit-blasting
- Introduced the difficulties to write concurrent programs, typical concurrency errors and communication models

Summary

- Described typical architectures employed by BMC tools (e.g., CBMC, ESBMC and LLBMC):
 - language support, built-in safety checks, and nondeterministic modelling
 - general approach to verify programs, including program transformations and bit-blasting
- Introduced the difficulties to write concurrent programs, typical concurrency errors and communication models
- Presented state-of-the-art concurrency verification approaches, including: explicit schedule exploration and sequentialization